3D sequential stacked planar devices on 300 mm wafers featuring replacement metal gate junction-less top devices processed at 525°C with improved reliability
Metadata only
Date
2018-06Type
- Conference Paper
Publication status
publishedExternal links
Book title
2018 IEEE Symposium on VLSI TechnologyPages / Article No.
Publisher
IEEEEvent
More
Show all metadata