

# Analysis of Thin Thermal Oxides on (0001) SiC Epitaxial Layers

**Conference Paper****Author(s):**

Woerle, Judith ; Camarda, Massimo; Schneider, Christof W.; Sigg, Hans; Grossner, Ulrike ; Gobrecht, Jens

**Publication date:**

2016-05-15

**Permanent link:**

<https://doi.org/10.3929/ethz-b-000225382>

**Rights / license:**

In Copyright - Non-Commercial Use Permitted

**Originally published in:**

Materials Science Forum 897, <https://doi.org/10.4028/www.scientific.net/msf.897.119>

# Analysis of thin thermal oxides on (0001) SiC epitaxial layers

Judith Woerle<sup>1,2,a\*</sup>, Massimo Camarda<sup>1,b</sup>, Christof W. Schneider<sup>1,c</sup>, Hans Sigg<sup>1,d</sup>, Ulrike Grossner<sup>2,e</sup> and Jens Gobrecht<sup>1,f</sup>

<sup>1</sup>Paul Scherrer Institut, 5232 Villigen, Switzerland

<sup>2</sup>Advanced Power Semiconductor Laboratory, ETH Zurich, Physikstrasse 3, 8092 Zurich, Switzerland

<sup>a</sup>judith.woerle@psi.ch, <sup>b</sup>massimo.camarda@psi.ch, <sup>c</sup>christof.schneider@psi.ch, <sup>d</sup>hans.sigg@psi.ch, <sup>e</sup>ulrike.grossner@ethz.ch, <sup>f</sup>jens.gobrecht@psi.ch,

**Keywords:** Silicon Carbide, thermal oxidation, density of interface states, conductance;

**Abstract.** In this study, electrical properties of MOS capacitors with varying oxide thicknesses have been investigated. The oxide growth was performed at 1050°C without any further post-oxidation annealing steps resulting in oxide thicknesses between 2 nm and 32 nm. Capacitance-Voltage measurements revealed a decreasing density of interface defects for increasing oxide thickness suggesting a deterioration of the interface at the initial stage of the growth.

## Introduction

Although Silicon Carbide (SiC) represents the most mature material for wide-bandgap high-voltage power electronic devices, the inversion channel of SiC metal-oxide-semiconductor field effect transistors (MOSFETs) is still strongly affected by low mobility and low performance reliability. These problems are related to the large amount of both interface defects and near-interface traps generated during thermal oxidation.

In early literature, it was suggested that during oxidation, especially for thick oxides, a high density of interface states ( $D_{it}$ ) could occur due to carbon accumulation at the interface [1]. A deterioration of the interface with increasing thickness, in this case in the range of  $d_{Ox} = 5 - 75$  nm, was later reported in [2]. More recently, R.H. Kikuchi *et al.* [3] suggested an ideal process window in terms of oxidation temperature with  $T = 1100 - 1300$  °C, but a deterioration of the interface would occur not just during later stages of the oxidation process but already during the temperature ramp-up when the chamber is not within the suggested temperature range. The group succeeded in minimizing oxidation by-products of thin (~15 nm) oxides by using a rapid thermal process (with ramp rates up to 600 °C/min) obtaining close-to-ideal interfaces ( $D_{it} \sim 10^{11}$  eV<sup>-1</sup>cm<sup>-2</sup>) without further post-oxidation annealing (POA) processes. Here, instead of using high ramp rates, the time of the oxide growth at the plateau temperature of 1050°C is increased in order to make the influence of the ramping comparably short.

## Experiment

For this study, 10 x 10 mm pieces of the same 4° off-oriented n-type 4H-SiC Si(0001) face substrates (CREE) have been processed. The effective carrier density and thickness of the epitaxial layer were  $4 \times 10^{15}$  cm<sup>-3</sup> and 15 μm, respectively. Prior to thermal oxidation, all samples were cleaned in a heated Caro's acid for 10 minutes and dipped in HF (10%) for 2 minutes.

The samples were loaded into the oxidation furnace immediately after the cleaning and dry oxidation was performed at 1050 °C with an O<sub>2</sub> gas flow of 11 SLPM and a ramp-up and ramp-down in N<sub>2</sub> with a ramp rate of 10 K/min.

One sample (referred to as "0 min oxidation") did not receive an oxidation step in O<sub>2</sub> but was ramped up and down in N<sub>2</sub> atmosphere without an oxidation step in-between. The obtained oxide thicknesses, ranging from  $d_{Ox} = 2$  nm to  $d_{Ox} = 32$  nm, were determined ex-situ by both capacitance-voltage (CV) and grazing incidence X-ray reflectivity (XRR) measurements.

Note that although the formation of a native oxide layer of up to 10 Å has been observed after a wet cleaning process [4], we did not find any indication of native oxide after our cleaning step neither by XPS nor CV measurements.




Fig. 1: (a) Extracted oxide thicknesses from the CV data and comparison with XRR data. The inset is a zoom of the first 100 min of oxidation. (b) Capacitance-voltage analysis at 1MHz.

MOS devices were fabricated by depositing 500 nm Al on the oxide and 100 nm Ni on the substrate. The MOS capacitors with radii of 200 μm and 300 μm were analyzed by high-frequency (1 MHz) CV measurements to obtain the SiO<sub>2</sub> oxide thickness and the interface state density  $D_{it}$ . Current-voltage (IV) measurements were conducted to determine the leakage current through the oxides. All measurements were conducted at room temperature and repeated on 10 devices to assess the device-to-device variability.

In addition to the MOS capacitors, lateral n-channel MOSFETs have been fabricated on 4° off-oriented n-type 4H-SiC Si(0001) face wafers, with epitaxial p-type SiC ( $15 \times 10^{15} \text{ cm}^{-3}$ ) as the channel region. Source and drain (S/D) N+ regions were formed by implantation with phosphorous, followed by high-temperature activation. The cleaning prior to the oxidation and the oxide growth at 1050°C for 1440 min were done as described above, resulting in an oxide thickness of  $d_{Ox} = 32$  nm.

For the gate contact, 100 nm Ni was deposited using e-beam evaporation. After a wet-etch for the gate definition and a dry-etch process for opening the oxide below the S/D region, 100 nm Ni were deposited for the S/D contacts. A final rapid thermal anneal (1000°C in forming gas) was performed to decrease the contact resistance of source and drain. All nMOSFET devices had gate channel areas of 100 μm x 180 μm and similarly sized gate and S/D contact pads. Field effect mobilities of the MOSFET devices were then obtained by transconductance measurements.

## Results and Discussion

Fig. 1(a) shows the obtained oxide thickness for different oxidation times, extracted both via XRR measurements and CV measurements (Fig. 1(b)). From the electrical analysis, assuming an ideal dielectric constant of  $\epsilon_{r,eff} = 3.9$  and using the McNutt-Sah method [5] to compensate for leakage currents, the different oxide thicknesses can be extracted. A systematic overestimation of  $d_{Ox}$  from the CV data is consistent with what was found in Ref. [6] and indicates a lower real effective oxide dielectric constant of  $\epsilon_{r,eff} \sim 3.66$ .

We also fitted both data using the Deal-Grove model, obtaining the following fitted parameters (CV:  $B = 58.8 \text{ nm}^2/\text{hr}$ ,  $B/A = 3.72 \text{ nm/hr}$ ; XRR:  $B = 54.3 \text{ nm}^2/\text{hr}$ ,  $B/A = 3.69 \text{ nm/hr}$ ) for the CV and XRR data, respectively.

The IV characteristics for MOS capacitors with different  $d_{ox}$  are shown in Fig. 2. While very thin oxides (0 min – 30 min) are dominated by direct tunneling current [7], thicker ones are dominated by Fowler-Nordheim tunneling [8] with an extracted barrier height of  $\Phi_{B,exp} = 2.84 \text{ eV}$  (close to the ideal value of  $\Phi_{B,theory} = 2.7 \text{ eV}$ ).




Fig. 2: DC current-voltage curves to determine the leakage current at the flatband for the different oxidation processes.

Fig. 3(a) shows the conductance-voltage ( $G_p$ - $V$ ) curve measured at a frequency of 1 MHz for each oxide thickness. The density of interface states  $D_{it}$  is determined by the relation [9]:

$$D_{it} = \frac{1}{qAf} \frac{G_p}{\omega} \Big|_{max} \quad , \quad (1)$$

where  $\omega$  is the frequency of the measurement,  $A$  is the area of the MOS contact and  $f$  is a parameter that depends on the fluctuation of the surface potential.




Fig. 3: (a)  $G_p$ - $V$  data at 1MHz. (b) Density of interface state traps extracted from  $G_p$ - $V$  data.

From the conductance peaks,  $D_{it}$  values were determined for all MOS capacitors and are given in Fig. 3(b) as function of oxide thickness. The strong decrease of the interface state density for increasing oxidation times supports the hypothesis of an interface degradation during the initial stage of the oxidation process and is in good agreement with Ref. [3]. In fact, the sample which was only exposed to the heating-up and cooling-down in  $N_2$ , without an oxidation step in-between, shows the highest measured  $D_{it}$ , thus supporting the idea of a degradation of the interface during the ramping of the chamber.

In addition, lateral nMOSFETs with a thermally grown oxide of  $d_{Ox} = 32\text{nm}$  (1440 min,  $1050^\circ\text{C}$ ) were electrically characterized to see whether the low defect density at the interface is consistent with a high mobility. Fig. 4(a) shows the transfer characteristics ( $I_D$ - $V_G$ ) of the MOSFETs taken in the linear region at a drain voltage of  $V_{DS} = 0.5\text{ V}$ . From these measurements, the field effect mobility  $\mu_{FE}$  was determined using [10]:

$$\mu_{FE}(V_G) = \frac{L}{C_{Ox} W V_{DS}} g_M(V_G) \quad , \quad (2)$$

where  $g_M$  is the transconductance,  $L$  and  $W$  are the channel length and width and  $C_{Ox}$  is the gate capacitance per unit area. The extracted mobility is plotted in Fig. 4(b) with peak mobilities of  $\mu_{FE} \approx 35\text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  which is consistent with the low  $D_{it}$  measured for MOS capacitors with the same oxide

thickness. The fairly high mobility is an encouraging result for a thermal oxidation process without any further post-oxidation anneal and shows a favorable improvement to earlier reported channel mobilities of similarly fabricated devices [11].




Fig. 4: (a) Drain current ( $I_{SD}$ ) as a function of gate bias for four randomly selected lateral n-type MOSFETs with a 32nm-thick oxide, measured for several devices. (b) Field effect mobility  $\mu_{FE}$  as a function of the gate voltage determined by the MOSFETs' transfer characteristics.

## Summary

In this paper, we compared the electrical characteristics of various MOS capacitors with different oxide thicknesses and showed a reduction of the interface state density for increasing oxide thicknesses down to  $D_{it} = 1.1 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$  for  $d_{Ox} = 32 \text{ nm}$ . For lateral MOSFETs with the same oxide thickness, field effect mobilities of  $\mu_{FE} \approx 35 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  were measured. These results indicate that a low defect density and high mobilities can be achieved by a controlled low temperature thermal oxidation process without further POA steps.

## Acknowledgments

This research project is part of the National Research Programme "Energy Turnaround" (NRP 70) of the Swiss National Science Foundation (SNSF).

## References

- [1] V. V. Afanas ev, M. Bassler, G. Pensl, and M. J. Schulz, *Phys. Stat. Sol. (a)* **162** (1997).
- [2] H. Watanabe *et al.*, *Applied Physics Letters* **99**, 021907 (2011).
- [3] R. H. Kikuchi and K. Kita, *Applied Physics Letters* **105**, 032106 (2014).
- [4] W. Huang *et al.*, *Materials Science Forum* **778-780**, 566 (2014).
- [5] D. K. Schroder, in *Semiconductor material and device characterization* (IEEE Press, 2006).
- [6] T. Hosoi *et al.*, *Materials Science Forum* **740-742**, 605 (2013).
- [7] B. L. Yang, P. T. Lai, and H. Wong, *Microelectronics Reliability* **44**, 709 (2004).
- [8] R. Singh and A. R. Hefner, *Solid-State Electronics* **48**, 1717 (2004).
- [9] J. R. Brews, *Solid State Electronics* **26** (1983).
- [10] T. Kimoto and J. A. Cooper, *Fundamentals of Silicon Carbide Technology* (Wiley, 2014).
- [11] F. Roccaforte *et al.*, *physica status solidi (a)* **211**, 2063 (2014).