

## Using interval diagram techniques for the symbolic verification of timed automata

**Report**

**Author(s):** Strehl, Karsten

**Publication date:** 1998-07

**Permanent link:** <https://doi.org/10.3929/ethz-a-004295059>

**Rights / license:** [In Copyright - Non-Commercial Use Permitted](http://rightsstatements.org/page/InC-NC/1.0/)

**Originally published in:** TIK Report 53

## Using Interval Diagram Techniques for the Symbolic Verification of Timed Automata

Karsten Strehl

Computer Engineering and Networks Lab Tike-1  $S$  , i.e.  $S$  . In the Technology Eq. ( ) is the Technology Eq. ( ) in the Technology Eq. ( Gloriastrasse Zurich Switzerland was a change of the change

> $\blacksquare$  Tike  $\blacksquare$   $\blacksquare$ No July

#### Abstract

In this report we suggest interval diagram techniques for formal veri-cation of timed automata. Interval diagram techniques are based on *interval decision diagrams* IDDsrepresenting sets of system con-gurations of eg timed automataand interval mapping diagrams (IMDs)—modeling their transition behavior. IDDs are canonical representations of Boolean functions and allow for their efficient manipulation. We present the methods necessary for our approach and compare its results to another similar veri-cation technique

## **Contents**



## Introduction

Especially for safety-critical applications like those in traffic control, medical engineering, or avionics, simulation often is not sufficient to guarantee the correctness of a technical system's model. Additionally, formal methods are employed to verifiy y y contra a contra de la contra the system behavior and to determine timing properties Several approaches exist to model timing behavior mostly derived from conventional -nite state automata which are expanded to describe timing properties of the transition behavior. As one of the most universal ones, Alur and Dill have proposed *timed automata* [AD94], represented by statetransition graphs with timing constraints using -nitely many clocks

In [MP95], Maler and Pnueli describe a possible application of timed automata for modeling asynchronous circuits The digital circuit considered is transformed into a timed automaton reflecting timing behavior aspects such as uncertainties in gate delays and input arrival times. The constructed automaton may be used for formal veri-cation or timing analysis Besides reachability analysis formal veri-ca tion comprises real-time symbolic model checking, i.e., checking the satisfaction of timing properties expressed in one of various real-time temporal logics. Timing constraints on input signals may be inferred or delay characteristics required in order to meet some given behavioral speci-cations may be calculated

resource and memory field and memory formal power power and memory Formal verifies and memory  $\sim$ such as reachability analysis of timed automata may be performed using *difference* bounds matrices (DBMs) [Dil89] to represent clock regions during computation, as explained later on. As DBM methods often fail for large models, other approaches have been proposed using different kinds of region representations. For instance, numerical aecision diagrams (NDDs)  $|ADN|$   $31$ ,  $|DMT|$   $34$ ], a derivative of *binary* decision diagrams (BDDs) [Bry86], have been employed successfully.

Interval diagram techniques—using interval decision diagrams  $(\text{IDDs})$  and interval mapping diagrams Important forms to be convenient for formal verified for formal verified and the convenient of, e.g., process networks [ST98a] or Petri nets [ST98b], often providing advantages regarding computation time and memory resources. In this report, interval diagram techniques are applied to formal veri-cation of timed automata We present the used interval diagrams and veri-cation techniques and compare their runtime behavior

with that of the NDD approach. In Section 2, timed automata and their analysis are summarized. We briefly present IDDs and IMDs in Section 3. Section 4 explains how formal veri-cation of timed automata may be performed especially using in terval diagram techniques, while Section 5 presents experimental results concerning this. Finally, Section 6 gives a short summary.

## Timed Automata

Figure shows an example timed automaton It may be used to model two independent non-deterministic input oscillators of which the pulse widths are known only in certain time ranges. First, we give a brief and informal introduction to timed automata They will be defined for the de-



Figure Example timed automaton

The automator of Figure II can four locations depicted by circuit and two control clocks C-1 which we suppose the beginning to be suppose to beginning Theorem The products The beginning The pro of the locations of the partial automata results in four discrete states  $q \in Q$  with  $\mathcal{L}_{\mathcal{L}}$  (1,  $\mathcal{L}_{\mathcal{L}}$  )  $\mathcal{L}_{\mathcal{L}}$  and  $\mathcal{L}_{\mathcal{L}}$  (v),  $\mathcal{L}_{\mathcal{L}}$  ), (v),  $\mathcal{L}_{\mathcal{L}}$   $(0,0), (0,1), (1,0), (1,1)$ . Starting  $S$  starting with the congruence  $\mathcal{A}$  and  $\mathcal{A}$  and  $\mathcal{A}$  and  $\mathcal{A}$  and  $\mathcal{A}$  $(9, 9)$  representing the entity of discrete state and all clock values time progresses and makes the values of C- and C increase uniformly The automaton is allowed to stay in a certain location as long as the corresponding staying conditiondepicted in the lower part of each locationis satis-ed The guards at the transitions represent conditions which have to be ful-lled to enable the respective transition. If a transition is taken, given clocks are reset to  $0$ .

#### 2.1 The Timed Automaton

Timed automata are completely de-ned and described in AD In this section we use the following definitions analogous to  $|ADK|$   $9/|$ . Dold-lace letters are used to denote vectors in  $\mathbb{R}$ , i.e., **v** stands for  $(v_1, \ldots, v_d)$  where  $v_i \in \mathbb{R}$  for  $i = 1, \ldots, a$ . For  $u, v \in \mathbb{R}^n$ ,  $u \leq v$  denotes that  $u_i \leq v_i$  for  $i = 1, \ldots, a$ . A set  $S \subseteq \mathbb{R}^n$  is said to be *monotonic* in for every  $u \in \mathbb{R}^n$  satisfying  $u \le v$ ,  $v \in S$  implies  $u \in S$ .

 $G_{qq'}$  denotes the subset of the clock space satisfying the transition guard from q to  $q \neq q$ , while  $\mathbf{G}_{q\bar{q}}$  represents the set of clock values satisfying the staying condition of q. The number of clocks is denoted by d. For timed automata,  $G_{qq'}$  and  $G_{qq}$ are restricted to be  $\kappa$ -*polyhedral* subsets of  $\kappa$  —sets resulting from the application of settheoretic operations to halfspaces of the form fv vi - cg fv vi cg for a victime integration of the contract contract of the form of the sets of the contract of the contract of t are called *regions* and constitute the *region graph* [AD94] of which the properties underlie all analysis methods for timed automata.  $R_{g g'}$  :  $\mathbb{R}$   $\;\rightarrow$   $\;\mathbb{R}$  is the reset *function* associated with  $q$  and  $q$ , setting some of its arguments to  $0$  while leaving the others intact

Without loss of generality, the timed automata considered are restricted as follows

- At most one transition is associated with every pair of locations
- $\Delta$ . The clock space is  $[0, \kappa)^2$  as the clock values are bounded by  $\kappa$ ,
- 3.  $G_{qq'}$  is convex for every  $q, q' \in Q$ , and
- 4.  $G_{qq}$  is monotonic for every  $q \in Q$ .

Any timed automaton may be easily transformed into one satisfying these properties

If  $\alpha$  denotes the interval  $\beta$  for  $\alpha$  achieve time or the set  $\beta$  for  $\alpha$   $\beta$  for discrete  $\beta$ time  $\mathbf{r}$  stands for z  $\mathbf{r}$  ,  $\mathbf{r}$  is the dimensional unit vector  $\mathbf{r}$ 

 $\mathcal{T}$  . The set of time  $\mathcal{T}$  time  $\mathcal{T}$  timed and  $\mathcal{T}$  timed automaton is a triple  $\mathcal{T}$  to  $\mathcal{T}$  $(Q, Z, \delta)$  such that

- $\bullet$  Q is a discrete state set,
- $\bullet$   $\Delta = \Lambda$  is the clock space  $(Q \times Z)$  is the configuration space), and
- $\bullet$  0 :  $Q \times Z \rightarrow Z^*$  is the transition relation damitting the following decomposition: For every  $q, q \in Q$ , let  $\mathbf{G}_{q q'} \subseteq Z$  be a k-polyhearal monotonic set and let  $R_{qq'} : Z \to Z$  be a reset function. Then, for every configuration  $(q, z) \in Q \times Z$ ,

$$
\delta(q, \mathbf{z}) = \Big\{ (q', \mathbf{z}') : \exists t \in K \ \text{such that} \ (\mathbf{z} + t \in G_{qq} \cap G_{qq'}) \land (\mathbf{z}' = R_{qq'}(\mathbf{z} + t)) \Big\}.
$$
\n(2.1)

#### 2.2 Time Forward Projection

The application of the transition relation  $\delta(q, z)$  results in the set consisting of all con-questions reaches reaches to the state  $\{q_1, \ldots, q_n\}$  is a finite that which may be a state  $\{q_1, \ldots, q_n\}$ zero) and then taking at most one transition. The process of waiting before the

 $\cdot$   $-$ 

 $\mathbf{r}$ 

possible discrete transition is called time forward projection and de-ned as a function  $\Phi: 2^Z \rightarrow 2^Z$  with

$$
\Phi(P) = \{ \mathbf{z} + t : \mathbf{z} \in P, t \in K \} \cap Z. \tag{2.2}
$$

 $(q, P)$  denotes subsets of  $Q \times Z$  of the form  $\{q\} \times P$  where P is k-polyhedral. All subsets of  $Q \times Z$  encountered in the analysis of timed automata are decomposable sets in the natural way, e.g.,  $\delta((q, P)) = \bigcup_{\mathbf{z} \in P} \delta(q, \mathbf{z})$  and  $R_{qq'}(P) = \bigcup_{\mathbf{z} \in P} R_{qq'}(\mathbf{z})$ .

With  $P^{\perp} = \Psi(P) \sqcup \mathbf{G}_{gq}$  and  $P_{g'} = R_{gq'}(P^{\perp} \sqcup \mathbf{G}_{gq'})$  for every q, the immediate successors of a set of confidence as  $(A + 1)$  are denoted as

$$
\delta\big((q,P)\big) = (q,P^{\Phi}) \cup \bigcup_{q' \neq q} (q',P_{q'}).
$$
\n(2.3)

Figure shows the con-gurations reachable after up to one transition of each partial automaton of Figure The state <sup>q</sup> v- v corresponding to each of the three regions is given. Beginning with the initial state  $q^* = (0,0)$  and configuration  $(q, \cup_1, \cup_2) = (q^2, 0, 0)$ , time is projected resulting in the oblique line in the ligure, restricted by  $C_1 \leq Z$ . This corresponds to the time forward projection  $\Psi(P^*) \sqcup G_{q^0q^0}$ of the initial clock region  $P^0 = \{(C_1, C_2) : C_1\}$  $(C_1, C_2) : C_1 = C_2 = 0$ , restricted restricted by the state of  $\mathcal{A}$  and  $\mathcal{A}$  and condition of  $q$  . For  $C_1 \geq 1, C_1$  may be reset to 0 by taking the transition from  $\sim$  1  $\sim$  0  $\sim$  1  $\sim$  1  $\sim$  2  $\sim$ the dark-shaded trapezoid. The set of immediate successors  $\delta((q^0, P^0))$  consists of the sets of the sets of  $\mathcal{U}$ Projecting time up to C - yields the complete trapezoid for Resetting C for C in the lightshaded transformation for the lightshaded transformation for the lightshaded trapezoid for  $\alpha$ 



 $\mathbf{f}$  and  $\mathbf{f}$  and

## Interval Diagram Techniques

For formal veri-cation of eg process networks STa and Petri nets STb interval diagram techniques—using interval decision diagrams (IDDs) and interval mapping diagrams  $(IMDs)$ —have shown to be a favorable alternative to BDD techniques. This results from the fact that for this kind of models of computation, the transition relation has a very regular structure that IMDs can conveniently repre sent. While BDDs have to represent explicitly all possible state variable value pairs before and after a certain transition, IMDs store only the *state distance*—the difference between the state variable values before and after the transition. Especially for models with large numbers of tokens, this approach is reasonable and useful. IDDs are used to represent state sets during computations IDDs and IMDs are presented in detail in ST98b. In this report, we only give a brief, informal summary of their structure and properties and the methods required

#### 3.1 Interval Decision Diagrams

IDDs are a generalization of BDDs and MDDsmulti-valued decision diagrams SKMB90-allowing diagram variables to be integers and child nodes to be associated with intervals rather than single values In Figure In Figure In Figure In Figure II In Figure II In F  $\mathcal{L}$  is the function of the Boolean function  $\mathcal{L} \setminus \{w_i \mid v_j \mid w_j \in \mathcal{U}\}$  , we use  $\mathcal{L} \setminus \{w_i\}$   w - with u v w

Equivalent to BDDs, IDDs have a reduced and ordered form, providing a canonical representation of a class of Boolean functions—which is important with respect to exponent computations of formal verifies of formal verifies  $\mu$  and the formal verifies  $\mu$  and  $\mu$ such as the If-Then-Else operator ITE are de-ned similar to their BDD equivalents and may be computed as usual for decision diagram applications using a computed table to improve performance

#### 3.2 Interval Mapping Diagrams

IMDs are represented by graphs similar to IDDs. Their edges are labeled with interval mapping functions  $f : \mathbb{I} \to \mathbb{I}$  mapping intervals onto intervals, where  $\mathbb{I}$ 



 $\mathcal{L}$  -  $\mathcal{L}$  interval decision diagram diagram

denotes the set of all integer intervals. The graph contains only one terminal node. In general, IMDs are not canonical. However, this means no restriction for the considered kind of application

The most important subclass of IMDs are *predicate action diagrams* (PADs) of which the mapping functions are either *shift functions* 

$$
f_+(I) = \begin{cases} I \cap I_P + I_A & \text{if } I \cap I_P \neq \emptyset \\ [] & \text{otherwise} \end{cases}
$$

or assign functions

$$
f_{=}(I) = \begin{cases} I_A & \text{if } I \cap I_P \neq \emptyset \\ [10] & \text{otherwise} \end{cases},
$$

where  $I_P$  is the *predicate interval*,  $I_A$  the *action interval*, and  $+$  stands for interval addition as usual

The combination of predicate and action interval parameterizes the mapping function and completely de-nes its behavior Figure shows an example PAD The syntax  $I_P$  +  $I_A$  is used for the shift function  $f_+$  and  $I_P$  =  $I_A$  for the assign function  $f_$ . The shift about  $I = [a, b]$  in reverse direction corresponding to interval substraction is achieved by addition of  $-I = [-b, -a] = I_A$  and is denoted as  $I_P/-I$ .

With regard to transition relations, PADs work as follows. Each edge is labeled with a condition—the predicate interval—on its source node variable and the kind and amount of change—the action operator and the action interval—the variable is to undergo Each path represents a possible state transition which is executable if all edges along the path are enabled



Figure 3.2: Example predicate action diagram.

# Automata

In this report, we consider only reachability analysis of timed automata. It is performed by iterated application of the transition relation as described in Section until reaching a - xpoint The techniques are directly adaptable for realistic adaptable for realistic adaptable bolic model checking

For instance, [HNSY94] considers model checking of timed automata using the real-time logic TCTL over dense time,  $[ACD93]$  is similar with regard to *timed graphs.* [CC94] describes symbolic model checking of timed transition graphs  $(TTGs)$ over discrete time using the logic CTL augmented by a bounded until operator

Only discrete time represented by integer clock values is considered here ABK introduces a discretization scheme transforming densetime models into discrete-time ones and thus allowing analysis using, e.g., NDDs.

#### Using Difference Bounds Matrices  $4.1$

Difference bounds matrices (DBMs) as introduced in [Dil89] may be used for formal analysis of timed automata DBMs are square matrices of bounds representing con vex polyhedra canonically. Unfortunately, non-convex polyhedra, especially unions of convex polyhedra as arbitrary clock regions used in formal veri-cation have no canonical representations using DBMs, but have to be represented, e.g., by lists of matrices instead Thus equivalence testing during -xpoint computation becomes more and more difficult and expensive as the system model grows. Furthermore, DBMs may not easily be combined with symbolic representations of discrete system states

#### Using Numerical Decision Diagrams 4.2

 $E$ ssentially, numerical decision diagrams (NDDs)  $|ADK/97|$  are nothing else than BDDs representing sets of integer vectors The integer elements are coded binarily using "standard positional encoding". The sets to be represented may be described

using conjunctions and disjunctions of unequations on integer variables, similar to IDDs As the binary encoding requires an upper variable value bound only -nite sets may be described in contrast to IDDs. Nevertheless, this is no limitation with respect to formal veri-cation of timed automata

In contrast to DBMs, NDDs may be used as canonical representations of arbi- ${\rm tr}$ ary clock regions.  ${\rm (ADK/97)}$  provides a method for formal verification of timed automata using NDDs. While it is based in the main on conventional BDD techniques such as Boolean operations, time projection requires a new algorithm using binary modulo substraction. It is briefly described as a recursive procedure for forward time projection of only one clock, but obviously may be expanded for more than one

#### $4.3\,$ Using Interval Diagram Techniques

Analogous to above-mentioned models of computation, interval diagram techniques Discrete-valued clocks may be regarded as particular integer state variables of which the values increase simultaneously when time progresses Integer time forward pro jection may be performed by repeated and simultaneous incrementation of all clock values about a time distance of the actual system system system system system system state and the actual similar to state distances.

Similar to NDDs IDDs allow for canonical representations of arbitrary clock re  $\alpha$  is important computations and  $\alpha$  is important computations  $\alpha$  in the  $\alpha$  provides  $\alpha$ a suitable combination with symbolic representations of the discrete part

Unlike other approaches, our's does not distinguish between time projection and discrete state transitions. Conventionally, both computation stages are performed alternately First starting with an initial con-guration time is pro jected to de termine all con-gurations reachable from the inital one by only progressing time Thereafter, all possible state transitions are performed concurrently, etc. In contrast to this, using interval mapping diagrams allows for a *conjoint* transition behavior consisting of partial time projection—increasing time by one time unit—and discrete state transitions at the same time. This is performed using *image computation* as for conventional reachability analysis. As previous investigations have shown, this seems to be significantly superior to the alternate way with respect to interval  $\mathbb{R}^n$ diagram techniques are necessary extensively are necessary extensively extensively are necessary extensively a essentially cheaper than otherwise

To achieve this, we use a modified transition relation  $\theta: Q \times Z \to Z^*$  with

$$
\tilde{\delta}(q, \mathbf{z}) = \left\{ (q', \mathbf{z}') : (\mathbf{z} \in G_{qq} \cap G_{qq'}) \wedge (\mathbf{z}' = R_{qq'}(\mathbf{z})) \right\} \cup \left\{ (q, \mathbf{z} + \mathbf{1}) : \mathbf{z} + \mathbf{1} \in G_{qq} \right\}
$$
\n(4.1)

instead of  $\mathcal{L}$  transition relations extending the contract performance at most one distribution on the mos crete state transition with respect to the argument con-guration or time pro jection of about exactly one time unit

We replace (2.2) by using a bounded time forward projection  $\widetilde{\Phi}: 2^Z \rightarrow 2^Z$ 

$$
\widetilde{\Phi}(P) = \{ \mathbf{z} \in Z : \mathbf{z} \in P \lor \mathbf{z} - \mathbf{1} \in P \}. \tag{4.2}
$$

After redefining  $P^+ = \Psi(P) \sqcup G_{qg}$  and  $P_{q'} = R_{qg'}(P \sqcup G_{qg} \sqcup G_{qg'})$  (note the dierence to the previous de-nition here the immediate successors of a set of configurations  $\{q, z \}$  are denoted animalogous to  $\{z, \bar{z} \}$  as

$$
\tilde{\delta}((q, P)) = (q, \tilde{P}^{\Phi}) \cup \bigcup_{q' \neq q} (q', \tilde{P}_{q'}).
$$
\n(4.3)

Figure  shows the transition relation PAD <sup>T</sup> of the example timed automaton of  $\Gamma$  Figure , and for the mapping functions means no mapping functions means no mapping functions  $\Gamma$ condition" for the respective variable, while an omitted action results in no variable value change. Single integer values stand for singleton intervals with this only element



- Andre Pader Pader en de la pader de la pader de la partie de la partie de la partie de la partie de la partie

The two left-most paths of the PAD  $T$  describe the transition guards, state changes, and reset functions resulting from both transitions, respectively, of the upper partial automaton. For instance, the top-most transition is enabled if  $(v_1 =$ reflexive to the consequence of is that state variable v-p is set to by which the two political to two membership that two contracts paths in the middle of  $T$  represent the transitions of the lower partial automaton.

Altogether, the paths of both automata describe the right argument of the union operator in  $(4.3)$ .

The right-most paths—four altogether—are required to model time progress depending on the actual state Time can only progress if all clock values are increased simultaneously by not violating any of the staying conditions. The clocks increase about one time unit per step, but only if the respective conditions depending on the system state are satis-ed Thus these paths describe the left argument of the union operator in (2.0) except for  $\{q_1, \ldots, q_n\}$  which is adduce algorithmically to the military form  $\alpha$ for  $\delta((q, P))$  later on.

In [ST98b], an efficient algorithm is described to perform image computation using an IDD  $S$  for the state set and a PAD  $T$  for the transition relation, resulting in an IDD  $S'$  representing the image state set. This algorithm may be used to perform reachability analysis or realtime symbolic model checking by -xpoint computation

## Empirical Results

In ABK two parameterized models are used to compare the NDD and the DBM approach. As NDDs seem to be greatly superior to DBMs—which on the other hand are suitable for directly handling dense time—regarding computation time and memory resources, only NDDs are considered here. We compare their runtime behavior to that of the interval techniques approach.

The examples used are a timed automaton  $A$  with one discrete state and an automaton B with many states in Figure 1915 and Figure 2015 and Figure 2015 and Figure 2015 and Figure 2016 an  $\mathcal{A}$  con-experimeter n indicates the number of self-loop transitions the number of self-loop transitions of selffrom and to  $\mathcal{A}$ 's only location or the number of concurrent partial automata—each consisting of two locations and two transitions—of  $\mathcal{B}$ , respectively. For both  $\mathcal{A}$  and  $\bm{\beta}$ ,  $n$  denotes the number of clocks as well. The total number of states of  $\bm{\beta}$  is  $\bm{\varSigma}$  .



Figure Timed automata <sup>A</sup> with one state and <sup>B</sup> with many states

 $\alpha$  indy se direct to model a system generating n events  $\eta$ ,  $m_i$  such that every occurrence of  $\tau_i$  must be followed by another one within  $u_i$  time units, while every two occurrences of if the separated by letters by left in the separated by the separated in the separated by a signals of which the only constraints are that every two changes in their values are separated by some time between <sup>l</sup> i and ui Such automata are indispensable for analyzing system behaviors under all possible inputs

As no NDD implementation was available and **ABK 97 and BMPY97** do only sketch the used algorithms, the comparison had to be performed based on the results reported in  $[ADK/97]$ , obtained on a Sun Ultra 1 with 170 MHz. The results considering computation time have been downscaled due to different computing powers—for our experiments, we used a Sun Ultra 30 with 300 MHz—using a factor

of the comparative experiments of the property on both machineses of the comparative experiments on the comparative

In Figure the computation time <sup>T</sup> to determine the set of reachable con-gu rations of the "one state" automaton  $A$  is depicted in logarithmic scale, depending on the con-



 $\Gamma$  igure 0.2: Computation time T in To seconds for one state timed automaton  $\mathcal{A}.$ 

The "many states" example behaves very similar. Figure 5.3 shows the computation time of reachability analysis for automaton  $\beta$ .



rigure 5.5: Computation time T in Tu seconds for Thany states Timed automaton  $\mathcal{B}$ .

 $\mathbf{F}$  . Is a cantain the IDDPAD approach significant significant significant the NDD  $\mathbf{F}$ approach. The break-even occurs in the region of several minutes of computation time which is of importance especially with regard to practical application. Most noteworthy is that the weaker gradient of the IDD/PAD computation time for both examples seems to be an indication that the algorithmic complexity for this kind of application is better

For our implementation, we used the programming language Java for experimental purposes, while the NDD approach was implemented in C. Current Java compilers and interpreters achieve implementation speeds which are about to times lower than those of C. Hence, equivalent implementations should shift the IDD/PAD graph about up to one decade downward such that our approach outperforms the NDD approach even for small parameter values of  $n$ .

## Summary and Conclusion

an approach for formal verifies and the times interval diagram technological diagram technological diagram tec niques has been presented IDDs and IMDs have been explained together with the veries is a cation method methods necessary for reachability and realty and realtime symbolic model model mode checking of timed automata. Our results outperform those of the NDD approach with regard to computation time.

Without further modi-cations interval diagram techniques may be applied to the analysis of discrete hybrid automata on integer variables—analogous to timed automataby replacing the common clock addition of by nonuniform integer rates

## Bibliography

- $[ABK+97]$ E. Asarin, M. Bozga, A. Kerbrat, O. Maler, A. Pnueli, and A. Rasse. Datastructures for the veri-cation of timed automata In O Maler editor Hybrid and Real-Address in Accounty communication and Modern Process in Accounts in the Communication of Computer Science Springer Springer Science Springer
- [ACD93] R. Alur, C. Courcoubetis, and D. Dill. Model checking in dense real- $\mathcal{L}$  . The Information are constructed by the computation of  $\mathcal{L}$  , we can also the computation of  $\mathcal{L}$
- $[AD94]$  R. Alur and D. L. Dill. A theory of timed automata. Theoretical Computer Science is not been presented by the second seco
- [BMPY97] M. Bozga, O. Maler, A. Pnueli, and S. Yovine. Some progress in the symbolic verifies of time  $\mathbf{r}$  and  $\mathbf{r}$  are  $\mathbf{r}$  and  $\mathbf{r}$  and  $\mathbf{r}$  and  $\mathbf{r}$  and  $\mathbf{r}$ ternational Conference on Conference at the Computer-Computer-Computer-Computer-Computer-Computer-Co Lecture Notes in Computer Science SpringerVerlag
- [Bry86] R. E. Bryant. Graph-based algorithms for boolean function manipulation IEEE Transactions on Computers Could poly and Computers Tool.
- [CC94] S. V. Campos and E. M. Clarke. *Theories and Experiences for Real-*Time System Development, chapter Real-time symbolic model checking for discrete time models AMAST Series in Computing World Scienti-c
- nitestate concerning assumptions and verified to move and verified  $\sim$ rent systems. In J. Sifakis, editor, Automatic Verification Methods for Finite State Systems, volume 407 of Lecture Notes in Computer Science.  $\sim$  springer verlager verlager
- [HNSY94] T. A. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine. Symbolic model checking for real-time systems. Information and Computation,  $\blacksquare$  June 1  $\blacksquare$  June 1  $\blacksquare$   $\blacks$
- [MP95] O. Maler and A. Pnueli. Timing analysis of asynchronous circuits using timed automata. In P. E. Camurati and H. Eveking, editors, Correct Hardware Design and Verification Methods, volume 987 of Lecture Notes in Computer Science Springer Springer Science Springer
- [SKMB90] A. Srinivasan, T. Kam, S. Malik, and R. K. Brayton. Algorithms for discrete function manipulation In Proceedings of the IEEE International Conference on Computer Aided Designs Aided Designs and Designs and
- [ST98a] Karsten Strehl and Lothar Thiele. Symbolic model checking of process networks using interval diagram techniques. In Proceedings of the IEEE ACM International Conference on Computer-Aided Design ICC  $\blacksquare$
- [ST98b] Karsten Strehl and Lothar Thiele. Symbolic model checking using interval diagram techniques. Technical Report 40, Computer Engineering and Networks Lab (TIK), Swiss Federal Institute of Technology (ETH) Zurich Gloriastrasse CH Zurich February