# Development and Optimization of High-Speed InP/GaAsSb Double Heterojunction Bipolar Transistors

A dissertation submitted to attain the degree of DOCTOR OF SCIENCES of ETH ZURICH (Dr. sc. ETH Zurich)

presented by

Maria Alexandrova MSc, Moscow Institute of Physics and Technology born on 18.07.1986 citizen of the Russian Federation

accepted on the recommendation of

Prof. Dr. C. R. Bolognesi, examiner Prof. Dr. G. Meneghesso, co-examiner

2015

#### Acknowledgments

First and foremost, I would like to thank my supervisor Prof. Colombo Bolognesi for his support, his trust and his guidance throughout my PhD studies. His door was always open and I was always welcome for a discussion. I am also grateful to Prof. Gaudenzio Meneghesso for co-examining this doctoral thesis and for his profound questions during the defense. Furthermore, I am indebted to Dr. Richard Lövblom and Dr. Ralf Flückiger for introducing me to the DHBT world as well as for the fruitful collaboration and the inspiring discussions. This project would also not have been possible without the contribution of Dr. Olivier Ostinelli who provided almost impossible epitaxial structures of exceptional quality. Likewise, I thank Hansruedi Benedickter for his help with the device characterization as well as Angel Pallin who was a great help with the maintenance of the clean room equipment. I am very thankful to all my colleagues at the Millimeter-Wave Electronics Laboratory for challenging me professionally with countless stimulating discussions. In particular, I would like to thank Dr. Andreas Alt, Dr. Diego Marti, Dr. Stefano Tirelli, Tamara Popovic, Anna Hambitzer, Wei Quan and Prof. Valeria Teppati. Moreover, many thanks to Aldo Rossi who was always there to help with computer related problems. In addition, I highly appreciate the support of the members of the FIRST team, especially Dr. Yargo Bonetti, Dr. Emilio Gini, Dr. Silke Schön, Maria Leibinger, Petra Burkard, Tobias Häusler, and Sandro Loosli.

I am deeply indebted to my parents for their continuous encouragement. I am very happy that I have my dearest friends Olga Perepelkina, Mihail Konovalov, Vera Buck and Roman Smirnov who – with their motivating support – helped me through all the ups and downs of my PhD studies. Finally, I owe my deepest gratitude to my partner, Alexander Hämmerli for his understanding and enthusiasm at the final stage of the project.

#### Abstract

Thanks to their staggered band alignment, GaAsSb-based InP double heterojunction bipolar transistors (DHBTs) feature excellent electron transport characteristics. DHBTs with InP as collector material not only allow ballistic electron injection into the collector, but also provide a high breakdown voltage as well as a good thermal conductance. Therefore, GaAsSb-based DHBTs have a great potential for high-speed mixed signal integrated circuits applications.

The aim of the present work was to further improve the high-frequency figures-of-merit of InP/GaAsSb DHBTs. This goal was reached by two approaches: Firstly, an improvement was made by means of developing a novel fabrication process while maintaining the reproducibility and the high yield in the device fabrication. Secondly, the design of the DHBT epitaxial layer structure was optimized by changing the material composition as well as the thickness of the semiconductor layers.

The development efforts resulted in a record InP/GaAsSb DHBT with an  $f_{\text{MAX}} = 779 \text{ GHz}$  and a simultaneous  $f_{\text{T}} = 503 \text{ GHz}$ . The improved RF performance is attributed to the reduced base access resistance and the decreased base-collector capacitance. The device features a  $0.2 \times 4.4 \text{ }\mu\text{m}^2$ emitter area and a  $0.4 \times 5.5 \mu m^2$  collector area, a peak common-emitter current gain of  $\beta = 17$ , and a breakdown voltage of  $BV_{\text{CEO}} = 4.1 \text{V}$  at a collector current density of  $J_{\rm C} = 1 \text{ kA/cm}^2$ . The devices were fabricated in a combination of Ar sputtering and wet etching in a self-aligned emitter formation process, which was developed in order to reduce the base access distance.

Optimizations of the epitaxial layer structure demonstrated that the  $f<sub>T</sub>$  can be improved by introducing a GaInP emitter launcher with a high Ga content as well as by reducing the base layer thickness. Further refining the GaAsSb base design in combination with vertical device scaling should allow the InP/GaAsSb DHBTs to reach THz bandwidth.

#### Zusammenfassung

Dank ihrer gestaffelten Band-Anordnung besitzen GaAsSb-basierte InP Doppel-Heteroübergang-Bipolartransistoren (DHBT) ausgezeichnete Elektronentransport-Eigenschaften. DHBT mit InP als Kollektor-Material erlauben nicht nur eine ballistische Elektronen-Injektion, sie bieten auch eine hohe Durchbruchspannung sowie eine gute thermische Leitfähigkeit. Daher haben GaAsSb-basierte DHBT grosses Potenzial für Hochgeschwindigkeits-Mischsignal-Schaltungen.

Ziel dieser Arbeit war es, die Hochfrequenz-Leistungsmerkmale der InP/GaAsSb DHBT zu verbessern. Dies wurde durch zwei Herangehensweisen erreicht: Erstens durch die Entwicklung eines neuartigen Fabrikationsprozesses, bei dem die Reproduzierbarkeit und die Ausbeute der Transistor-Produktion verbessert wurde. Zweitens wurde die Epitaxie der DHBT optimiert, indem die Zusammensetzung der Materialien sowie die Dicke der Halbleiter-Schichten verändert wurden.

Die Bemühungen führten zu einem rekordbrechenden InP/GaAsSb DHBT mit einer  $f_{\text{MAX}} = 779 \text{ GHz}$  und einer gleichzeitigen  $f_{\text{T}} = 503 \text{ GHz}$ . Die verbesserte RF-Leistung ist auf den verringerten Basis-Zugangs-Widerstand sowie die verringerte Basis-Kollektor Kapazität zurückzuführen. Der Transistor weist eine  $0.2 \times 4.4 \mu m^2$  grosse Emitterfläche und eine  $0.4 \times 5.5$  µm<sup>2</sup> grosse Kollektorfläche auf, sowie eine maximale Stromverstärkung in der Emitterschaltung von  $\beta = 17$  und eine Durchbruchspannung von  $BV_{\text{CEO}} = 4.1 \text{V}$  bei einer Kollektor-Stromdichte von  $J_{\rm C} = 1 \text{ kA/cm}^2$ . Die Transistoren wurden mittels einer Kombination von Ar-Ionen Beschuss und Nass-Atzen in einem automatisch ausgerichteten ¨ Fabrikationsprozess hergestellt. Der Prozess wurde entwickelt, um die Basis-Zugangs-Distanz zu verringern.

Die Optimierung der epitaxischen Schicht-Struktur zeigte auf, dass die  $f_{\rm T}$  verbessert werden kann, indem man eine GaInP Energie-Schanze mit hohem Ga-Gehalt einführt. Die  $f<sub>T</sub>$  kann ausserdem verbessert werden, indem man die Dicke der Basis-Schicht verringert. Durch eine weitere Verfeinerung des GaAsSb Basis Designs in Verbindung mit einer vertikalen Transistor-Skalierung sollten InP/GaAsSb DHBT THz Bandweiten erreicht werden können.

# **Contents**







# Introduction

## **1.1 Background**

The need for integrated millimeter-wave circuits for high data rate wireless and wired communications, signal processing, sensing, imaging and radar applications is the primary driving force for the development of high-speed transistors [1]. III-V Heterojunction Bipolar Transistors (HBTs) [2–4] and Si/SiGe HBTs [5–7] are among the device technologies that are promising candidates to reach terahertz speeds [8, 9].

The advantages of the silicon-based material system are mainly its low costs, its high yield of integration, and its manufacturability [10]. As for InP/GaInAs single heterojunction bipolar transistors (SHBTs), they have the potential to provide high speed for various circuit application areas due to the wide-bandgap InP emitter, the higher electron mobility and the electron velocities [11–13]. However, InP/GaInAs SHBTs suffer from low breakdown voltage due to a narrow-bandgap collector, which is a limitation for the power handling capability. To improve the transistor breakdown voltage – and therefore yield higher output power – InP is used as the collector material in double heterojunction bipolar transistors (DHBTs) [14]. Thus, InP based DHBTs have a number of advantages for RF as well as mixed-signal applications [15, 16].

InP/GaAsSb DHBTs were developed as an alternative to InP/GaInAs

DHBTs for applications in high-speed electronic systems. For InP/GaInAs/InP and AlInAs/GaInAs/InP DHBTs, the main concern is the conduction band potential barrier between the GaInAs base and the InP collector [17, 18]. The staggered band alignment at InP/GaAsSb heterojunctions enables the use of a simplified device structure with a pure InP collector layer. Pure InP collectors increase the junction symmetry and provide good thermal conductivity as well as high breakdown voltages. GaAsSb has an additional advantage: It can be easily p-doped with carbon to levels of  $1 \times 10^{20}$  cm<sup>-3</sup>.

GaAsSb-based DHBTs were reported by Dvorak et. al in 2001 with  $f_{\rm T} = f_{\rm MAX} = 300 \,\text{GHz}$  and  $BV_{\rm CEO} = 6 \,\text{V}$  [19]. Since then, aggressive scaling, advances in the process technology, and epitaxial layer optimization have resulted in a significant step forward in the device performance. In this thesis, InP/GaAsSb DHBTs were demonstrated with a  $f_{\text{MAX}} = 780 \text{ GHz}$  and a simultaneous  $f_{\text{T}} = 503 \text{ GHz}$  with a breakdown voltage  $BV_{\text{CEO}} = 5 \text{V}$  [20]. To date, this is the highest reported  $f_{MAX}$  for an InP/GaAsSb DHBT. However, GaInAs-based DHBTs have been reported with a comparable  $f_T = 404 \text{ GHz}$  with a simultaneous  $f_{\text{MAX}} = 901 \text{ GHz}$  and with a  $BV_{\text{CEO}}$  of 4.3 V [21]. Even though GaAsSbbased DHBTs eliminate electron blocking at the base-collector heterojunction, GaInAs-based DHBTs remain highly competitive [14].

Further improvement of the device performance (in particular highfrequency figures-of-merit such as  $f_{\text{T}}$  and  $f_{\text{MAX}}$  requires lateral and vertical scaling, together with an optimization of the epitaxial layer design  $[22, 23]$ . Lateral scaling is beneficial to the reduction of RC charging delays. Vertical profile scaling of the epitaxial base and the collector layers reduces transit time delays. Transistor scaling necessarily involves an optimization of the device parasitics because they become progressively more significant with decreasing size of the devices. The fabrication process and the epitaxial layer design must therefore be improved to extend the transistor RF bandwidth.

# **1.2 Scope of Dissertation**

The objective of this PhD thesis is to improve the high-frequency performance of InP/GaAsSb DHBTs while maintaining the reproducibility and high yield of the device fabrication.

The thesis is structured as follows:

#### Chapter 1: Introduction

Chapter 1 presents a brief overview of the transistor technology.

#### Chapter 2: Theory and Characterization Methods

This chapter focuses on the aspects that are of practical relevance in the DHBT operation principles: The main figures-of-merit, the parasitics extraction methods, the measurement systems and the extrapolation techniques used throughout this thesis are presented.

#### Chapter 3: Optimization of DHBT Fabrication Process

Chapter 3 contains two parts: Firstly, an overview of the conventional process flow is presented. In the second part, the different approaches to decrease the parasitic resistances and capacitances needed to improve high-frequency device performance are shown. Various combinations of wet chemical and dry etching methods involving ICP (Inductively Coupled Plasma), Ar sputtering and Ion Milling processes were optimized and compared in order to demonstrate that etching methods have an important effect on the device performance and the level of manufacturability.

#### Chapter 4: Epitaxial Layer Design

This chapter firstly investigates the influence of an energy launcher for the hot electron injection at the emitter/base interface. Secondly, the results of the vertical scaling of the base layer are presented. Thirdly, the effects of the compositional gradient of the base material on the DC and high-frequency characteristics of the GaAsSb-based DHBTs are discussed.

#### Chapter 5: Conclusions and Outlook

The results achieved in this thesis are discussed and summarized. Also, possibilities and suggestions for future work are given. Finally, an outlook for future THz bandwidth transistors is presented.

#### INTRODUCTION



# Theory and Characterization

In this chapter, firstly the basic configuration as well as geometrical device parameters of the DHBT are presented. Secondly, the most widely used figures-of-merit for the DC and RF device performance are introduced and discussed. Finally, methods for characterization and data extrapolation are addressed.

# **2.1 Basics of DHBTs**

#### Operation Principles

Most heterojunction bipolar transistors (HBTs) are triple-mesa devices, with one layer built on top of the other like a pyramid (Fig. 2.1): The upper layer always acts as a mask for the one below, therefore it is a self-aligned process [24]. The emitter and the base-collector mesas form the transistor, while the third mesa is etched down to a semi-insulating substrate to provide an insulation between the devices. The transistor structure is designed emitter-up, since this layer sequence greatly simplifies the fabrication of the transistors for high-speed applications [25]. Transistors are usually operated in the active-forward mode (base-emitter junction forward-biased, base-collector junction reverse-biased). The active transistor area is located vertically below the emitter. In the active transistor area, the electrons injected into the base diffuse through it until



**Figure 2.1** Schematic representation of the cross-section of the conventional DHBT structure. Legend: 1. Emitter Contact Metal 2. Emitter Contact Layer 3. Emitter (n) 4. Base Contact Metal 5. Base (p) 6. Collector (n) 7. Collector Contact Metal 8. Collector Contact Layer 9. Sub-Collector (n+)



**Figure 2.2** Equilibrium band diagram of an  $InP/GaAs_xSb_1$  *x*/InP DHBT

they reach the base-collector junction. From there, electrons are extracted towards the collector.

The InP/GaAsSb DHBT energy band diagram at equilibrium is shown in Fig. 2.2. It consists of an InP emitter, a  $\text{GaAs}_x\text{Sb}_{1-x}$  base and an InP collector epitaxial layers [26, 27]. The base layer has a non-constant composition. The purpose of the compositional grading is to generate an electron drift field and thus to reduce the base transit time. Mostly, over the course of this work, a base with a linear composition and a doping grading from  $x = 0.4$  ( $N_B \approx 4.5 \times 10^{19}$  cm<sup>-3</sup>) to  $x = 0.6$  ( $N_B \approx 9.2 \times$  $10^{19}$  cm<sup>-3</sup>) was used. The doping is higher at the base-emitter interface, which enables low contact resistance and thus good base contacts. Other base compositions will be addressed in Chapter 4.

The As fraction x increases from the collector to the emitter side. Thus, the slope of the conduction band in the base creates an accelerating quasi-electric field that pushes electrons towards the collector. The type-II InP/GaAsSb heterojunction between the emitter and the base layer results in conduction and valence bands discontinuities of  $\Delta E_{\rm C} \approx 0.10$  and  $\Delta E_{\rm V} \approx 0.73 \,\text{eV}$ , respectively. To minimize electron blocking at the step-up in the conduction band alignment, Ga is added to the InP emitter at the base interface. The edge of the conduction band of the  $Ga_{0.22}In_{0.78}P$  emitter region is aligned to the conduction band of the  $GaAs_{0.60}Sb_{0.40}$  base layer. The valence band edge at the heterojunction  $Ga_{0.22}In_{0.78}P/GaAs_{0.6}Sb_{0.4}$  has a large offset which practically eliminates the back-injection of the holes from the base into the emitter. Additionally, the valence band discontinuity enables high base and low emitter doping levels. This allows a significantly reduced base-emitter capacitance and base resistance. The InP collector with a wide-bandgap of  $E_G \approx 1.35 \text{ eV}$  provides a high breakdown voltage and therefore a high output power [28, 29]. The collector layer is followed by a heavily doped sub-collector to provide good collector contact with low sheet resistance.

#### DHBT structure

The schematic of the conventional DHBT structure is shown in Fig. 2.3. The dimensions of the final device are mainly determined by the emitter length  $L_{\rm E}$ , the emitter width  $W_{\rm E}$  and the width of the base metal contact  $W_{\text{B,M}}$ . They are defined by electron beam lithography which provides an



**Figure 2.3** 3D Schematic representation of the conventional DHBT structure

alignment accuracy within 40 nm. Device dimensions play a significant role in the device performance [30, 31]. With scaling down, the extrinsic base surface recombination starts to play a dominant role in the total base recombination, causing degradation of the current gain [32–34]. Also, the capacitances and resistances distributed along the perimeter of the active device become progressively more significant with scaling, and thus limit the high-frequency device performance.

For an optimal bipolar transistor operation, the ratio of the baseemitter and the base-collector junction areas need to be close to unity. Therefore, to eliminate the negative effect of the base-collector capacitance, the base and the collector epitaxial layers are underetched by  $W_{B,U}$  [35]. At the same time, in order to provide a good base contact, the intersection of the base metal and the semiconductor base layer  $W_{\text{B C}}$  should be no less than the effective transfer length  $L_{\text{TE}}$ . The transfer length is given by

$$
L_{\rm T,E} = \sqrt{R_{\rm B,C}/R_{\rm SH,B}},\tag{2.1}
$$

where  $R_{\text{B,C}}$  and  $R_{\text{SHE}}$  are the contact and sheet resistance of the base, respectively. For a value of  $R_{\rm SH,B} = 1024 \Omega/\Box$ , the minimum value of  $W_{\rm B,C}$ is  $\approx$  50 nm. The device dimensions are connected through the following relations

$$
W_{B,M} = W_{B,C} + W_{B,U}
$$
\n(2.2)

$$
W_{\rm C} = W_{\rm E} + 2 \cdot (W_{\rm B,C} + W_{\rm GAP}) \tag{2.3}
$$

The region between the base contact and the emitter mesa is called base access distance  $W_{\text{GAP}}$ . The width of the base access distance is determined by the undercut of the emitter stripe from the long side. The base access resistance is a function of  $W_{\text{GAP}}$ . Therefore, the reduction of the base access distance is necessary for the reduction of the base access resistance.

The cross-sectional area of the base metal stack  $A_{\text{B,M}}$  is inversely proportional to the base metal resistance. Thus, the thickness of the base metal stack  $T_{\text{BM}}$  needs to be maximized in order to reduce the base metal resistance. At the same time,  $T_{\text{B,M}}$  is limited by the emitter mesa height: if the metal stack is too high, a base-emitter short-circuit might occur.

The base access resistance, base contact resistance and base metal resistance significantly contribute to the base-collector charging time  $(R_{\rm B}C_{\rm BC})_{\rm EFF}$  and therefore limit the maximum frequency of oscillation  $f_{MAX}$ .

The collector width  $W_{\text{C}}$ , in the conventional DHBT fabrication process, is determined according to Eqn. 2.3. There are other fabrication approaches that allow the choice of the  $W<sub>C</sub>$  to be independent from the other device parameters. Those methods are: Introducing the GaInAs etch-stop layer after the collector layer [36, 37] and the transferred substrate approach [38–40]. To optimize cutoff frequencies, the collector width needs to be comparable to the emitter width. This will allow the  $f_{MAX}$  to benefit from the reduced base-collector capacitance. At the same time, additional modifications of the transistor structure need to be implemented to avoid a reduction of the  $f_{\text{T}}$  and the  $f_{\text{MAX}}$  from a suppressed collector current spreading and an increased base resistance. However, the aforementioned methods make the fabrication process more complicated and do not result in a significant improvement of the high-frequency device performance.

## **2.2 DHBT Figures-of-Merit**

#### **2.2.1 DC Characteristics**

For the characterization of the DC properties of DHBTs, mainly three characterizations are used: measurements of the Gummel plot, of the I–V curves and of the Breakdown Voltage.

#### Gummel Plot

During Gummel characteristics measurements, a forward voltage  $V_{BE}$  is applied to the base-emitter diode, while the base-collector diode is kept at zero  $V_{BC} = 0$ V. The measured parameters are the base  $I_B$  and the collector  $I_{\rm C}$  currents. The currents are plotted on a logarithmic scale versus the base-emitter voltage  $V_{BE}$ . The ratio of the two currents defines the common-emitter current gain  $\beta$ . In the ideal case of two perfect diodes, we would have a linear dependence with a constant gain. In actual devices, the emitter current gain  $\beta$  has a clear peak. Typical Gummel characteristics are plotted in Fig. 2.4 (a).

The currents  $I_{\rm C}$  and  $I_{\rm B}$  are defined by the diode equation

$$
I_{\rm C} \approx I_{\rm S,C} \cdot (e^{V_{\rm BE}/n_{\rm C} \cdot V_{\rm TH}})
$$
\n(2.4)

and

$$
I_{\rm B} \approx I_{\rm S,B} \cdot (e^{V_{\rm BE}/n_{\rm B} \cdot V_{\rm TH}}) \tag{2.5}
$$

where  $V_{\text{TH}} = kT/q$ . The base and collector saturation currents  $I_{\text{S,B}}$  and  $I_{S,C}$  are given by the intersection of  $I_B$  and  $I_C$  with the y-axis and can be directly read from the logarithmic scale. The emission coefficient or the ideality factor n is another common characteristic of the Gummel plot. In the ideal case, n is equal to 1 for  $I_{\rm B}$  as well as for  $I_{\rm C}$ . At low currents, the parasitic base recombination current affects  $I_{\text{B}}$  and the ideality factor  $\beta$  becomes  $> 1$ . At high currents, effects such as series resistances, thermal effects as well as reverse injection of the holes tend to induce from the exponential behavior and lead to current saturation.



**Figure 2.4** (a) Gummel characteristics of a DHBT. Left scale: Base  $I_B$  and collector  $I_C$ currents. Right scale: Emitter current gain  $\beta$  of the same device. (b) Common-emitter currentvoltage characteristic of a DHBT. (c) Breakdown Voltage  $BV_{\text{CEO}}$  definition

#### 12 THEORY AND CHARACTERIZATION

We want the DHBTs to have a high ratio of the emitter electron current to total current. Therefore, it is desirable that no carriers recombine at the base-emitter junction, since those will be lost. Recombination effects such as the base minority carrier bulk recombination, the recombination in the base-emitter space charge region and the base surface recombination have a strong negative influence on the common emitter current gain  $\beta$ . The minority carrier bulk recombination current is proportional to the base doping density. In InP/GaAsSb DHBTs, the current gain values are limited by the use of narrow bandgap heavily doped bases [41]. Also, geometrical device parameters play a significant role in the magnitude of the parasitic recombination currents. First of all, the bulk recombination current increases with the base thickness. Secondly, the lateral device sizes such as the emitter width and the length govern the surface recombination current which increases when the ratio of the emitter periphery to emitter area grows.

Apart from the parasitic currents,  $I_{\rm B}$  and  $I_{\rm C}$  and hence  $\beta$  suffer from extrinsic resistances and self-heating effects. For practical high-frequency DHBTs, maximizing the current gain  $\beta$  is not a primary goal, but it should be not less than 10 for normal device operation.

#### I–V Curves

For the I–V output curves, the collector current is measured as a function of the collector-emitter voltage  $V_{\text{CE}}$  with the base current as a fixed parameter  $I_{\rm C} = f(I_{\rm B}, V_{\rm CE})$ , where  $I_{\rm B}$  is increased from curve to curve in equal steps. Typical I–V characteristics are plotted in Fig.2.4 (b). The I–V output curves are very helpful in the analysis of the transistor behavior as well as in the quality control of the device fabrication process. The magnitude of the collector-emitter voltage when  $I_{\rm C}$  becomes larger than zero is known as the offset voltage  $V_{\text{OFFSET}}$ . The offset voltage sets a lower bound for the collector-emitter knee voltage. A large  $V_{\text{OFFSET}}$  leads to a large knee voltage and a high power consumption in the circuits. In the DHBTs, the offset voltage is mainly influenced by the band alignment and the geometrical asymmetry of the base-emitter and the base-collector heterojunctions. But there are other factors that affect the  $V_{\text{OFFSET}}$ : For example, the magnitude of the offset voltage is known to be dependent on  $\beta$  [42,43]. Also, the base surface treatments during the fabrication process may cause an increased surface roughness and thus an increased extrinsic recombination which leads to a higher offset voltage.

I-V curves can be used to parametrize self-heating effects and help estimate their influence on the device performance.

#### Breakdown Voltage

During the breakdown voltage  $BV_{\text{CEO}}$  measurements,  $I_{\text{B}}$  is equal to zero and  $V_{\text{CE}}$  is increased until  $I_{\text{C}}/A_{\text{E}} = 1 \text{ kA/cm}^2$ , where  $A_{\text{E}}$  is the emitter area. Fig. 2.4 (c) shows the  $BV_{\text{CEO}}$  of a DHBT fabricated in the course of this work. InP/GaAsSb DHBTs are known to have a high  $BV_{\text{CEO}}$  due to the wide-bandgap InP collector [42–44]. In the wide-bandgap collector, electrons need more kinetic energy in order to generate electron-hole pairs by impact ionization, thus enabling higher values of breakdown voltage. The breakdown voltage depends on the collector doping and thickness.  $BV_{\text{CEO}}$  increases as the doping is reduced: Stronger electric fields arise at the base-collector junction. The collector thickness determines the width of the depletion region, and thus limits the breakdown voltage.

The breakdown voltage is not an absolute limit to the RF voltage swing: It is possible to operate the device with a larger voltage swing if the base current is not constant, in other words, if holes generated by impact ionization are allowed to escape through the base contact. The main degradation mechanism is the thermal destruction, so if the RF signal is faster than the internal device heating, the voltage swing might be increased above the  $BV_{\text{CEO}}$  value [45].

#### **2.2.2 RF Characteristics**

The two most important figures-of-merit for high-speed DHBTs are the current gain cutoff frequency  $f<sub>T</sub>$  and the maximum oscillation frequency  $f_{\text{MAX}}$ . In this section, we briefly introduce these concepts and discuss the influence of the physical device dimensions on RF device performance.

#### Current Gain Cutoff Frequency

The unity current gain frequency  $f<sub>T</sub>$  in the common-emitter configuration,

can be approximated by the following equations [46, 47]

$$
f_{\rm T} = \frac{1}{2\pi\tau_{\rm EC}},\tag{2.6}
$$

where  $\tau_{EC}$  is the sum of the delay times associated with the diffusion through the base region, the drift through the collector depletion region, the emitter and the base-collector RC time delays

$$
\tau_{\rm EC} = \tau_{\rm B} + \tau_{\rm C} + C_{\rm BE} r_{\rm E} + (C_{\rm BC,E} + C_{\rm BC,I}) (r_{\rm E} + R_{\rm EE} + R_{\rm C}).\tag{2.7}
$$

This commonly applied approximation of the transit frequency is derived from the T-topology small-signal equivalent circuit. The InP/GaAsSb DHBTs, fabricated with the current device technology, are mainly limited by base transit time  $\tau_{\text{B}}$ , the collector delay time  $\tau_{\text{C}}$  and the emitter time delay RC product  $C_{BE}$  r<sub>E</sub>. Therefore, in order to maximize the  $f<sub>T</sub>$ , we need to reduce the time that electrons spend in the base and the collector layers.

One approach would be to reduce the thickness of the layers. The reduction of the base layer thickness decreases the travel distance for the electrons. However, a thinner base layer causes a significant increase in the base resistance, which has a negative influence on the  $f_{MAX}$ . In Chapter 4, the influence of the base thickness on the device performance is presented in more detail.

Vertical scaling of collector layer provides shorter transit delays, though the base-collector capacitance increases. Another advantage of a thinner collector with a higher doping is the reduction of the current spreading in the collector. To be beneficial, vertical scaling needs to be implemented in conjunction with the lateral reduction of the collector dimensions. This will enable an improvement of the  $f<sub>T</sub>$  due to a shorter collector delay time and, at the same time, the  $f_{MAX}$  will not suffer from the increased base-collector capacitance per unit area. Also, the collector delay time is significantly bias-dependent due to a non-linear dependence of the electron velocity on the electric field. Therefore, devices with thinner collectors need to be operated with lower collector-emitter voltages in order to provide  $\tau_{\rm C}$  reduction compared to devices with thicker collector. Thus, both of the cutoff frequencies are dependent on the collector thickness and therefore vertical scaling needs to be considered with respect to the application of the DHBTs.

As previously stated, another approach to decrease the base transit time is to introduce an electron accelerating field across the base layer. This can be done through grading of the base doping and/or the base composition [36, 48]. The quasi-electric field accelerates the electrons that are injected into the base toward the collector. Also, an accelerating field in the base can reduce the minority carrier bulk recombination by decreasing the time that electrons spend in the base layer.

The base transit time is influenced by the minority carrier mobility in the base material. The density-of-states effective mass for electrons in the L-valleys is much higher than in the Γ-valley, which means their mean free path and mobility are much lower. It was shown, that in GaAsSb at the p-doping density of  $1.0 \times 10^{20}$  cm<sup>-3</sup> already one third of the minority carriers occupied the L-valleys [49]. Moreover, if in the Γ-valleys between GaAsSb base and InP collector there is a step down for the L-valleys, the conduction bands alignment forms a step up. Thus, it can lead to the electron blocking effect for the L-valleys and to the Γ-to-L-valleys scattering. Both result in a decreased performance of the devices.

An electron accelerating field in the base layer can enhance this effect. The reason is, that the energy separation between the Γ- and L-valleys in GaAsSb ( $\approx 120 \,\text{meV}$ ) is small in comparison to the energy that electrons gain due to the sum of the electric and quasi-electric fields [49].

The question of the base grading and influence of it on the current gain cutoff frequency  $f<sub>T</sub>$  is addressed in more detail in Chapter 4.

#### Maximum Oscillation Frequency

The maximum frequency of oscillation can be approximated as a function of the  $f_{\rm T}$  and the equivalent circuit parameters [50]

$$
f_{\text{MAX}} = \sqrt{\frac{f_{\text{T}}}{8\pi (R_{\text{B}}C_{\text{BC}})_{\text{EFF}}}},\tag{2.8}
$$

where

$$
(R_{\rm B}C_{\rm BC})_{\rm EFF} = R_{\rm B,I}C_{\rm BC,I} + R_{\rm B,E}(C_{\rm BC,E} + C_{\rm BC,I})
$$
(2.9)

 $(R_{\rm B}C_{\rm BC})_{\rm EFF}$  is a time constant that includes not only the effects of the



**Figure 2.5** A simplified schematic cross-section of a conventional DHBT structure with labeled components of base resistance and base-collector junction capacitance. For simplicity, the details of the collector and sub-collector are not shown. Legend: 1. Emitter Layer 2. Base Contact Metal 3. Base Layer 4. Collector Layer

base resistance and base-collector capacitance, but also the effects of the parasitic emitter and collector resistances. While the  $f<sub>T</sub>$  is limited by the intrinsic delay time of the electrons in the transistor, the  $f_{MAX}$  is limited by the time constant  $(R_B C_{BC})_{EFF}$ . The maximum frequency of oscillation is very sensitive to the values of the extrinsic base-collector capacitance  $C_{\text{BC,E}}$  and to the extrinsic base resistance  $R_{\text{B,E}}$ . The extrinsic collector does not play a significant role in the electron transport of the device, apart from introducing additional parasitic capacitance. However, the collector width needs to be greater than the emitter width in order to prevent a suppression of the collector current spreading. Therefore, the extrinsic collector cannot be completely removed. At the same time, we do not want to increase the base contact resistance so there is another limitation on the base-collector junction width. Experiments on the collector width optimization are discussed and presented in details in the thesis of our group [36, 37].

A partial schematic cross-section of a conventional DHBT structure shown in Fig. 2.5. The main components of the base resistance are the intrinsic base resistance  $R_{\text{B},I}$ , and the extrinsic base resistance  $R_{\text{B},E}$ . The intrinsic base resistance is defined by the following expression

$$
R_{\rm B,I} = \frac{1}{12} \cdot R_{\rm SH,B} \cdot \frac{W_{\rm E}}{L_{\rm E}},\tag{2.10}
$$

The intrinsic base resistance can be reduced by decreasing the base sheet resistance  $R_{\rm SH,B}$ . However, to lower base sheet resistance one usually has to increase the base doping which has a negative impact on the DC current gain.

In this thesis, we focused our efforts on minimizing the extrinsic base resistance, which can be described by the following expression

$$
R_{\rm B,E} = R_{\rm GAP} + R_{\rm B,C} + R_{\rm B,M},\tag{2.11}
$$

where  $R_{\text{GAP}}, R_{\text{B.C}}, R_{\text{B.M}}$  are the base access resistance, the base contact resistance and the base metal resistance, respectively. The base access resistance is proportional to the  $W_{\mathrm{GAP}}$  and can be determined by

$$
R_{\rm GAP} = \frac{1}{2} \cdot R_{\rm SH,B} \cdot \frac{W_{\rm GAP}}{L_{\rm E}},\tag{2.12}
$$

The current from the base contact has to cross the distance  $W_{\text{GAP}}$  to reach the active area of the device. Thus, the reduction of  $W_{\text{GAP}}$  is necessary to archive a low base access resistance. In the course of this work, we developed several approaches to reduce the base access distance and therefore significantly improved the  $f_{MAX}$  [20]. Through optimization of the emitter etching and the base contact evaporation parameters, the base access distance was reduced to  $\approx 30 \,\text{nm}$ . However, if the access distance is insufficient, the surface recombination increases, and thus the common-emitter current gain decreases. Chapter 3 addresses these experiments in detail.

The base contact resistance  $R_{\text{B,C}}$  can be expressed as

$$
R_{\rm B,C} = \frac{1}{2} \cdot \frac{\sqrt{\rho_{\rm B,C} R_{\rm SH,B}}}{L_{\rm E}} \tag{2.13}
$$

As seen from the equation above, the base contact resistance can be reduced by lowering the base contact resistivity  $\rho_{\rm BC}$ . A reduced base contact resistivity was achieved by use of in-situ Ar sputtering immediately prior to the base contact deposition [51]. A detailed discussion of this approach is presented in Chapter 3.

The base metal resistance  $R_{\text{B,M}}$  increases rapidly with a decreasing cross-section metal area and can become the dominant contributor to the total base resistance. The conductance of the base electrode can be improved by increasing the thickness of the base metal stack  $T_{\text{BM}}$ . However, the base metal thickness is limited by the emitter mesa height.

## **2.3 Device RF Characterization**

#### Measurement Methods

The high-frequency performance of the devices is evaluated by smallsignal scattering parameter measurements  $-$ so called  $S$ -parameters.  $S$ parameters are the elements of a matrix, describing the linear electrical behavior of a two-port network.  $f<sub>T</sub>$  is the frequency at which the common-emitter current gain  $h_{21}$  drops to unity. Based on the measured S-parameters,  $h_{21}$  can be calculated as [37]

$$
h_{21} = \frac{-S_{21}}{(1 - S_{11})(1 - S_{22}) + S_{12}S_{21}},
$$
\n(2.14)

The  $f_T$  is a function of a transistor operating point for a given collector-emitter voltage  $V_{\text{CE}}$ , the  $f_{\text{T}}$  increases with the collector current  $I_{\text{C}}$  to a certain critical collector current value. After passing the peak value, it decreases with increasing collector current.

Mason demonstrated that if a three-port device is embedded in a lossless reciprocal network and any two terminal-pairs are chosen as input  $(S_{11}, S_{12})$  and output  $(S_{22}, S_{21})$ , then a certain quantity U remains invariant  $[50, 52]$ . The quantity U is defined as the maximally available power gain of a unilateralized structure and it is called the unilateral gain. The frequency at which U is equal to unity is called  $f_{\text{MAX}}$ . U can be expressed in terms of the S-parameters as

$$
U = \frac{|(S_{21}/S_{12}) - 1|^2}{2(k|S_{21}/S_{12}| - \text{Re}(S_{21}/S_{12}))},
$$
\n(2.15)

where  $k$  is the stability factor

$$
k = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |S_{11}S_{22} - S_{12}S_{21}|^2}{2|S_{21}S_{12}|}.
$$
 (2.16)

#### Measurement Setup

The S-parameters were measured from 0.2 to 67 GHz with either an Agilent N5245A PNA-X or from 0.2 to 40 GHz with a Hewlett Packard 8510C vector network analyzer. For the comparison, some devices were measured with HP8510 XF from 0.2 to 110 GHz. Both measurment methods yield comparable data in good agreement. Therefore, because it is less time consuming, most of the measurements were performed from 0.5 to 67 GHz. The vector network analyzer (VNA) was calibrated using the line-reflect-reflect-match technique and off-wafer impedance standards. The calibration of the VNA as well as the device measurement were performed with an absorption mat, in order to suppress parasitic modes.

#### De-embedding Method

After measuring the S-parameters in order to obtain the measurement of a single device, we need to subtract the contribution of the S-parameters of the pads. This process is called de-embedding. For this method, the S-parameters of two dummy structures (OPEN and SHORT) are measured in addition to the device. The OPEN and SHORT calibration structures are fabricated for each device size together with the devices on the same substrate. There are several methods to subtract the parasitics associated with the device probing pads. Two of them are known as the OPEN-SHORT and SHORT-OPEN deembedding. In this thesis, we used the iterative de-embedding method, which is described in detail in a thesis written in our group [37].

#### Extrapolation Method

The S-parameters, and hence U and  $|h_{21}|^2$ , can be measured only within a certain frequency range. This is due to the limited bandwidth of standard measurement equipment. The cutoff frequencies of modern DHBTs are approaching terahertz values. Therefore, the magnitudes of the cutoff frequencies are determined by single-pole transfer function fits to  $|h_{21}|^2$ 



**Figure 2.6** (a) Dependences of  $f<sub>T</sub>$  and  $f<sub>MAX</sub>$  on collector current at  $V<sub>CE</sub> = 1$  and 1.2 V (b) Extrapolation of  $f_{MAX}$  and  $f_{T}$  by single-pole transfer function fits

and U measured within a frequency range from 0.2 GHz to 67 GHz. In Fig. 2.6, the extrapolation of  $f_{\rm T}$  and  $f_{\rm MAX}$  from the measured U and  $|h_{21}|^2$  is shown. The measured U and  $|h_{21}|^2$  are plotted on a logarithmic scale versus the frequency. As depicted in the figure, first two singlepole transfer functions are fitted to the measured values, and then, their intercepts with the 0 dB line show the values of  $f_{MAX}$  and  $f_T$ , respectively.

## **2.4 Small-Signal Equivalent Circuit**

The equivalent circuit based on the T-topology uses a distributed RC network which accounts for the transistor to intrinsic and extrinsic regions. It describes the small-signal linear behavior of a transistor around a given bias point. The values of the RC network components are determined from the measured S-parameters. The intrinsic part is associated with an active device and governs  $f<sub>T</sub>$ , while the extrinsic part is a parasitic addition which limits the  $f_{\text{MAX}}$ . Inserting the complete S-parameters into the gain and RC network components formulas yields very complicated equations that are not easily used for analytical solutions. Hence, the simplified expressions Eqn. 2.6 and Eqn. 2.8 are introduced as approximations for  $f<sub>T</sub>$ and  $f_{\text{MAX}}$ .



**Figure 2.7** Small-signal equivalent T-circuit of a common-emitter DHBT model. The greycolored box represents the intrinsic, and dashed-line box the extrinsic transistor [53]

The small-signal T-equivalent circuit of a DHBT is shown in Fig. 2.7 [53]. This model is more closely related to the physical structure of the device and provides a good fit to the measured S-parameters at high frequencies [45]. To optimize and understand the device performance, we need to know the real physical values of the device components. However, the accurate extraction of the small-signal equivalent circuit elements of DHBTs is not a simple task.

### 22 THEORY AND CHARACTERIZATION

# **Chapter**

# Optimization of the DHBT Fabrication Process

The fabrication process is key to the electrical behavior of the transistor. Unfortunately, the conventional fabrication process limits the RF bandwidth of the DHBTs. Our main goal was to improve the high-frequency performance of the devices. In this pursuit, a special focus was put on the improvement of the  $f_{MAX}$  through optimization of the DHBTs fabrication process.

The fabrication of the DHBTs starts with epitaxial growth. Once the InP substrate is covered with the transistor semiconductor layers, it is processed in three cycles: Each cycle consist of lithographic patterning of the semiconductor layers, metallizing of the contact areas and then etching. The fabrication ends with a planarization process and by depositing the probe pads.

In this chapter, firstly, the conventional InP/GaAsSb DHBT epitaxial layer structure and characterization structures are presented. Secondly, the conventional fabrication method is introduced. Finally, the optimization of important process steps is discussed: a novel process for the base surface treatment, the reduction of the base access distance, the reduction of the excessive emitter end undercut and the passivation of the collectorbase mesa.

	Material		Doping (cm <sup>-3</sup> ) Thickness (nm)
<b>Emitter Contact Layer</b>	$Ga_{0.25}$ In <sub>0.75</sub> As	Si: 3.8 $\times$ 10 <sup>19</sup>	5
	$Ga_{0.47}$ $In_{0.53}$ As $\rightarrow$ $Ga_{0.25}$ $In_{0.75}$ As	Si: $3.8 \times 10^{19}$	10
	$Ga_{0.47}$ In <sub>0.53</sub> As	Si: $3.8 \times 10^{19}$	20
Emitter	InP	S: $1.3 \times 10^{19}$	130
	InP	Si: 2.5 x 10 <sup>16</sup>	5
	$Ga_{0.22}$ $In_{0.78}$ $P \rightarrow InP$	Si: 2.5 $\times$ 10 <sup>16</sup>	10
	$Ga_{0.22}$ $In_{0.78}$ $P$	Si: 2.5 $\times$ 10 <sup>16</sup>	5
<b>Base</b>	GaAs <sub>0.41</sub> Sb <sub>0.59</sub> $\rightarrow$ GaAs <sub>0.61</sub> Sb <sub>0.39</sub>	C: $8.5 \times 10^{19}$	20
Collector	InP	S: $1.3 \times 10^{17}$	125
<b>Collector Pedestal</b>	InP	S: 2.2 $\times$ 10 <sup>19</sup>	50
<b>Collector Contact Layer</b>	$Ga_{0.40}$ In <sub>0.60</sub> As	Si: $3.0 \times 10^{19}$	20
<b>Buffer</b>	InP	$S: 2.2 \times 10^{19}$	300
Substrate	InP		350000

**Figure 3.1** The conventional InP/GaAsSb DHBT epitaxial layer structures that was used in this thesis

New fabrication steps were evaluated not only from a device performance point of view, but also from the perspective of homogeneity across the wafer, yield as well as reproducibility.

## **3.1 Epitaxial Layer Structure**

The transistor material is grown by metalorganic chemical vapor deposition (MOCVD) in the ETH FIRST clean room. The conventional InP/GaAsSb DHBT epitaxial layer structure is shown in Fig. 3.1. The semiconductor layers are grown on  $350 \mu$ m-thick semi-insulating (SI) InP:Fe (100) substrates with a diameter of 2 inches. A typical InP/GaAsSb DHBT is structured in three functional layers: the collector, the base and the emitter. The detailed description of each layer is presented below.

#### Sub-Collector and Collector

The buffer layer, the collector contact layer and the pedestal layer form

the sub-collector of the transistor. The first layer on the semi-insulating InP substrate is a 300-nm-thick and highly n-doped InP buffer layer. It is doped at  $2.2 \times 10^{19}$  cm<sup>-3</sup> and its purpose is to decrease the sheet resistance of the sub-collector. On the buffer layer, a collector contact layer is grown. It is a 20 nm thick  $Ga_{0.40}In_{0.60}As$  layer which is doped at  $3 \times 10^{19}$  cm<sup>-3</sup> to enable a low contact resistance. The collector contact layer also serves as an etch-stop during base-collector mesa wet etching. A 50 nm thick InP:S pedestal layer doped at  $2.2 \times 10^{19}$  cm<sup>-3</sup> is introduced in order to increase the mesa height. Thus, the parasitic base-collector capacitance is reduced.

The 125 nm thick InP collector layer is nominally doped with silicon at  $1.3 \times 10^{17}$  cm<sup>-3</sup>. The collector doping should be low in order to provide a high  $BV_{\text{CEO}}$ . However, it should be high enough to achieve a high Kirk current density [36, 54].

#### Base

The 20-nm-thick  $\text{GaAs}_x\text{Sb}_{1-x}$  base is compositionally graded from  $x =$ 0.41 on the collector side to  $x = 0.59$  on the emitter side. The composition gradient leads to a bandgap variation which generates an accelerating quasi-electric field for electrons.

The average base doping density is  $8.5 \times 10^{19}$  cm<sup>-3</sup>, resulting in  $R_{\text{SH}} = 1024 \Omega / \square$ . On the emitter side, the doping level is constant at  $N_{\rm B} \approx 9.2 \times 10^{19}$  cm<sup>-3</sup> to enable the low contact resistivity. The contact metal interdiffusion is not expected to significantly penetrate the GaAsSb base semiconductor material. Thus, the heavily doped part is only a few nanometers thick. The doping increases towards the emitter. On the collector side, the doping is  $N_B \approx 4.5 \times 10^{19}$  cm<sup>-3</sup>. The doping gradient has two main benefits: Firstly, it generates an electron accelerating field across the base and secondly it reduces base recombination and hence increases the common emitter current gain  $\beta$ .

The influence of the base doping level, composition, and thickness on the DHBT performance is presented in Chapter 4.

#### Emitter

The composite GaInAs/InP/GaInP emitter consists of a 20-nm-thick GaInP/InP region, a 130-nm-thick  $n+$  InP layer and 35-nm-thick  $n+$ GaInAs contact layers. The purpose of the 15 nm thick  $Ga_yIn_{1-y}P$  region is to align the conduction band of the emitter to the conduction band of the  $GaAs_{0.60}Sb_{0.40}$  base layer. The first 5 nm of the ternary alloy have  $y = 0.22$ . The grading decreases to  $y = 0$  over 10 nm towards the emitter surface side. A 5 nm thick InP layer is inserted as a doping transition layer. The 5 nm thick  $Ga_{0.22}In_{0.78}P:Si$ , the 10 nm thick graded  $Ga_{\nu}In_{1-\nu}P$ and the 5 nm thick InP are doped at  $2.5 \times 10^{16}$  cm<sup>-3</sup>. The GaInP/InP region is followed by a 130 nm thick n+ InP:Si emitter layer which is doped at  $1.3 \times 10^{19}$  cm<sup>-3</sup>. The n+ InP layer provides the mesa height needed to enable the self-aligned deposition of the base electrodes without a base-emitter short-circuit. The last layers of the composite emitter are the contact layers. The 35 nm thick emitter contact layer is doped at  $3.8 \times 10^{19}$  cm<sup>-3</sup> and consists of 20 nm of Ga<sub>0.47</sub>In<sub>0.53</sub>As lattice matched to InP, followed by 10 nm of  $Ga<sub>0.47</sub>In<sub>0.53</sub>As graded to Ga<sub>0.25</sub>In<sub>0.75</sub>As, and$ 5 nm of  $Ga<sub>0.25</sub>In<sub>0.75</sub>As.$  The In rich contact layer is introduced to improve the contact resistivity.

# **3.2 Test Structures for Characterization**

The epitaxial structure of the DHBT material is quite complex. Therefore, multiple calibration wafers are used to make sure that all layers possess the designed parameters. The thickness and the composition of the layers are determined by X-ray diffraction measurements. The doping densities are obtained from the Hall or C-V measurements. After the growth of the DHBTs, the following two test structures were fabricated: quick DHBTs and TLM test structures. Those structures enable to perform a relatively simple and fast characterization of the transistor material.

#### QDHBTs

Quick DHBTs (QDHBTs) are large-area DHBTs with emitter sizes of  $20 \times 30, 40 \times 40,$  and  $80 \times 80 \mu m^2$  used to characterize the properties of DHBT layers. Their name is derived from the fact that the fabrication time of the QDHBTs is much shorter in comparison to DHBTs. The fabrication is simple and reproducible: It consists of three optical lithography and two wet-etching steps with a common final metallization of the emitter, base and collector [55]. In this thesis, the fabrication process of the QDHBTs was kept unchanged, thus allowing a comparison of the transistor material of different MOCVD growth runs.


**Figure 3.2** Simplified schematic cross-section of the pinched TLM test structure

#### Transmission Line Measurements

The TLM test structures are fabricated together with the QDHBTs on the same substrate. Four-point transmission line method (TLM) measurements are used to determine the contact resistivity and the sheet resistance of the emitter, base and collector layers [56]. However, the accuracy of the conventional TLM depends greatly on the fabrication process. It is especially important when the base contact resistivity and sheet resistance of the DHBT need to be determined precisely. The base surface treatment prior to the deposition of the base metal stack significantly contributes to the base contact quality.

To avoids these difficulties, TLM structures with emitters, so-called pinched TLM structures [57, 58] were used as an alternative for the base contact resistivity measurements. A simplified schematic cross-section of the pinched TLM structure is shown in Fig. 3.2. The fabrication process of the pinched TLM structures consists of the same self-aligned process used for the base-emitter mesa formation of the DHBTs (see Section 3.3). In this TLM structure configuration, the emitter layer acts as a mask for the base contact metal deposition and covers the base semiconductor surface of each TLM spacing. As an effect, no additional surface states are formed and thus the base sheet resistance can be determined more accurately. However, this method is more time consuming than the conventional TLM

fabrication process. It is therefore not optimal for a rapid characterization of the layer quality.

## **3.3 Conventional Process Flow**

In our fabrication process, the emitter and base electrodes are defined using electron beam lithography. The remaining lithography steps are made by optical printing. All metal stacks are formed by electron beam evaporation and a lift-off process.

#### Emitter Mesa and Contact Metal

The emitter electrode post consists of a Ti  $(5 \text{ nm})/Pt$   $(30 \text{ nm})/Au$ (400 nm) metal stack. During the metal evaporation, the resist window gradually closes, which results in trapezoid metal shape as shown in Fig. 3.3 (a). After the emitter metal deposition, the emitter mesa is etched in a self-aligned manner using a combination of a dry and wet etching to expose the base surface. The first  $\approx 80 \text{ nm}$  of the GaInAs/InP emitter are etched anisotropically using the ICP-RIE system with a  $Cl<sub>2</sub>/N<sub>2</sub>$  gas mixture. The remaining InP is isotropically wet etched using an  $HCl/H_3PO_4$  solution. The GaInAs emitter contact layer acts as a mask in the InP wet etching step and thus determines the width of the emitter-base junction. The emitter mesa after the etching is shown in Fig. 3.3 (b).

#### Base-Collector Mesa and Contact Metal

Prior to the base metal deposition, the interface layer between the GaAsSb base and the emitter is removed using an HCl (32%) solution [55]. The base metal is evaporated in a self-aligned process, where the emitter metal acts as a mask, as shown in Fig.  $3.3$  (c.1) The base metal stack consists of Pd  $(2 \text{ nm})/$  Ni  $(10 \text{ nm})/$  Pt  $(10 \text{ nm})$  and Au  $(110 \text{ nm})$  [59, 60]. At the emitter end, the base electrode is connected with a micro-airbridge to a landing pad for the contact post, as shown in Fig. 3.3 (c.2).

After the base metal deposition, the emitter side-wall and the base access region are passivated with a  $\approx 220 \,\text{nm}$  thick isolating SiN<sub>x</sub> layer. The  $\text{SiN}_x$  is deposited by the low-temperature PECVD system. To remove the  $\sin x$  from the metal contacts and the base semiconductor surface, it



Figure 3.3 Schematic representation of the conventional process flow (a) Emitter metal stack deposition (side view) (b) Emitter mesa etching (side view) (c) Base metal stack deposition ( (c.1) side view, (c.2) top view ) (d) SiNx passivation of the base-emitter mesa (side view) (e) Base-Collector mesa etching (side view)



**Figure 3.3 (cont.)** (f) Collector metal stack deposition ((f.1) side view, (f.2) top view ) (g) Isolation mesa etching (  $(g.1)$  side view,  $(g.2)$  side view ) (h) Teflon planarization (  $(h.1)$  top view, (h.2) side view)



**Figure 3.3 (cont.)** (i.1) Schematic of the finished DHBT with the GSG probe pads (top view), (i.2) SEM image of the finished DHBT with the GSG probe pads (top view)

is over-etched using the RIE system in a  $CF<sub>4</sub>$  gas. The emitter side-wall and the base access region stay protected with a  $\approx 30 \text{ nm}$  thick  $\text{SiN}_x$ layer because the emitter metal acts as a shadow mask. Fig. 3.3 (d) shows the device structure after the  $\text{SiN}_x$  passivation. The  $\text{SiN}_x$  layer not only protects the emitter mesa during the following etching steps but also reduces the base surface recombination at the base access region [61].

The base metal acts as a mask during the etching of the base-collector mesa. The etching process includes dry and wet etching. Firstly,  $\approx 40 \text{ nm}$ of the GaAsSb/InP layer are anisotropically etched by using the ICP-RIE system with a  $\text{CH}_4/\text{Cl}_2/\text{H}_2/\text{Ar}$  gas mixture. Secondly, the GaAsSb base layer is selectively under-etched to achieve the desired base-collector mesa width. The base resistance is unaffected by this process, even if the outer portion of the base under the base contact is etched away. The intersection of the base metal and the semiconductor base layer should be larger than the effective transfer length in order to provide a good ohmic contact [62]: The lateral base current component mainly flows inside the metal, due to its lower resistance, and enters the semiconductor base layer only near the inner edge of the metal. The transfer length for contacts on the base material described in Section 3.1 is approximately 50 nm. This sets the maximum limit for the base undercut  $W_{\text{B,U}}$ . Finally, the InP is wet etched down to the GaInAs collector contact layer, as shown in Fig. 3.3 (e).

The collector contact is defined by optical printing and consists of Ti  $(10 \text{ nm})/$  Pt  $(30 \text{ nm})/$  Au  $(300 \text{ nm})$ . The thickness of the gold layer was chosen so that the collector electrode is the same height as the the base contact metal, as shown in Fig. 3.3 (f.1) and 3.3 (f.2).

The conductive GaInAs contact layer and InP buffer around the device area are etched away to provide an electrical isolation between devices. At the same time, it is important to remove all the conductive layers below the base micro-airbridge, because those layers contribute to the parasitic base-collector capacitance and thus reduce  $f_{MAX}$  [63, 64]. During the isolation etching, the active area of the device is protected by a photoresist mask. Fig. 3.3 (g.1-2) illustrates the device structure after the isolation mesa etch.

### Planarization and Probe Pad Metal

After the isolation mesa etch, the transistor is finished, but in order to measure the S-parameters of a single device, probe pads are needed. The probe pads are relatively large in comparison to the device size. Hence, to provide sufficient mechanical support for the GSG probe pads and to avoid the short circuit between the device terminals, four additional steps are required: Firstly, the contact posts are deposited on the top of the base landing post and collector contact. The contact post provides access to the device terminals after the planarization. It consists of Ti  $(10 \,\mathrm{nm})/\mathrm{Pt}$  (30 nm)/ Au (600 nm). Secondly, a layer of Teflon AF (amorphous fluropolymer) is spin-coated onto the substrate to planarize the devices [65, 66]. Thirdly, using an  $O_2$  plasma, Teflon is etched down until the emitter contact, the base and the collector contact posts are exposed, as shown in Fig. 3.3 ((h.1) side view, (h.2) top view). Finally, the probe pad metal for the GSG probes is deposited. It consists of Ti (10 nm) and Au (900 nm). Fig. 3.3 illustrates the final device schematic (i.1) and shows the SEM image of the device (i.2).

# **3.4 Base Contact Optimization**

For a given current gain cutoff frequency  $f<sub>T</sub>$ , the maximum oscillation frequency  $f_{MAX}$  is determined by the base-collector capacitance and the base resistance as shown in Eqns. 2.8. - 2.13. Further improvement of the

maximum oscillation frequency requires a reduction in the base-collector junction capacitance and/or base resistance. One of the components of the base resistance is the base contact resistance  $R_{\text{B,C}}$  which is proportional to the base contact resistivity, as shown in Eqn. 2.13. Thus, a reduction of the base contact resistivity is essential for the fabrication of high-speed DHBTs. In this section, the optimized and simplified base pre-metallization surface treatment is presented. The base surface at the intersection with the base metal must be pristine: Resist/developer chemistry as well as electron beam lithography cause surface contamination, increasing the resistivity of the base contacts. The contamination, due to a prior process steps, needs to be removed by base Ar sputtering. An additional advantage of the Ar pre-metalization base treatment is that it is performed in-situ, i.e. inside the chamber of the electron beam evaporation system. Therefore, the base surface is not exposed to the ambient environment before the contact evaporation and the contamination of the base contact area is minimized.

Ar sputtering is a physical process, which means that it is highly directional and not selective. Because the emitter contact acts as a mask during the Ar sputtering process, the gap region between the base contact and emitter mesa is not etched, as illustrated in Fig. 3.4 (a). However, it removes about 10 nm of the GaAsSb layer (including the natural oxide and the interface layer between the GaAsSb base and the emitter) in the base contact area. This enables one to omit the HCl solution base surface pre-treatment. In the conventional fabrication process, the emitter mesa is not protected, and hence is exposed to the concentrated HCl solution during the base surface pre-treatment. The etching solution attacks the InP emitter end and thus reduces the designed emitter length. The Ar premetalization base surface treatments are performed on the 20 nm thick, compositionally graded  $\text{GaAs}_x\text{Sb}_{1-x}$  base as described in Section 3.1. For contact resistivity measurements, linear pinched TLM test structures are used. The pinched TLM test structures have  $95 \times 95 \mu m^2$  contact pads and contact spacings ranging from 1 to  $10 \mu m$ , as shown in Fig. 3.2. Fig. 3.4. (b) shows the SEM image of the cross-section of the pinched TLM test structure with the contact spacing 1  $\mu$ m. The pinched TLM structures are defined by EBL in order to keep the same resist/developer chemistry as during DHBTs fabrication process. The TLM contact spacings are deter-



**Figure 3.4** a) Simplified schematic of the base-emitter mesa cross-section. b) SEM image of the base-emitter mesa cross-section. c) Base contact resistivity *vs*. Ar sputtering time determined from the pinched TLM test structures measurements. The dashed line indicates the contact resistivity resulting from the conventional base contact formation process. Legend: 1. Emitter Contact Metal 2. Emitter Contact Layer 3. Emitter Layer 4. Interface Layer 5. Base Contact Metal 6. Base Layer 7. Collector Layer



**Figure 3.5** Comparison of the DC and RF performance of the devices fabricated using the conventional and Ar base sputtering method. The devices are the same size and fabricated using the same epitaxial layers described in Section 3.1. (a) Dependence of the  $C_{BC}$ on the collector current  $I_C$  (b) Dependence of the  $R_B$  on the collector current (c) Gummel characteristics (d) The dependance of  $f<sub>T</sub>$  and  $f<sub>MAX</sub>$  on the collector current  $I<sub>C</sub>$ 

mined by SEM to use their exact dimensions in the extrapolation. The pinched TLM measurements show an improved base contact resistivity with increased sputtering time, as shown in Fig. 3.4. (c). The contact resistivity reaches a value in the  $10^{-9} \Omega \cdot cm^2$  range for a sufficiently long sputtering time, which is a clear improvement compared to the conventional fabrication process.

The transistors are fabricated in a process in which the GaAsSb base surface was *in-situ* sputtered with Ar ions prior to the deposition of the base metal stack. The values of  $C_{BC}$  in relation to the collector current are presented in Fig. 3.5. The magnitude of  $C_{BC}$  for the devices with  $A_{\rm E} = 0.30 \times 4.4$  µm<sup>2</sup> and a base contact width of  $W_{\rm BC} = 0.4$  µm, the base-collector capacitance remains constant. Assuming that all other components of  $R<sub>B</sub>$  remain unchanged, we calculate a fourfold reduction of the base contact resistance owing to the Ar sputtering, which is in general agreement with the TLM results shown in Fig. 3.4. (c). Compared to the device fabricated with the conventional process, we observe a reduction of the  $(R_\text{B}C_{\text{BC}})_{\text{EFF}}$  time constant by a factor of two. The devices presented in this thesis devices show a  $100 \text{ GHz}$  higher  $f_{\text{MAX}}$  than devices fabricated with the conventional method on the same epitaxial layer structure, as shown in Fig. 3.5 (c). However, the comparison of the Gummel characteristics, shown in Fig. 3.6 (d), reveals a significant reduction of the emitter current gain  $\beta$ . It is due to the increased base surface recombination caused by the difference in the base contact geometry. Figure 3.6 shows Gummel characteristics for a record device fabricated with the base Ar sputtering method with a  $0.3 \times 4.2 \mu m^2$  emitter area. The base and collector current ideality factors are  $n<sub>B</sub> = 1.53$  and  $n<sub>C</sub> = 1.04$ , respectively. The peak common-emitter current gain is  $\beta = 11$  with  $V_{BC} =$ 0 V. The common-emitter current-voltage characteristics are shown in Fig. 3.6. (b). The common-emitter breakdown voltage  $BV_{\text{CEO}}$  is more than  $5 \text{ V}$  at a collector current density  $J_{\text{C}} = 1 \text{ kA/cm}^2$ . Figure 3.6 (a) shows an SEM image of the focused ion beam cross-section of a finalized DHBT. The Teflon film rapidly degrades under electron and ion beam irradiation and is therefore only partially visible and indicated by the arrow in Fig. 3.6 (a).



**Figure 3.6** (a) SEM image of FIB cross section of a representative DHBT (b) Gummel characteristics Inset: I-V Characteristics (c) Dependence of  $f_{\text{MAX}}$  and  $f_{\text{T}}$  on the collector current *I*<sub>C</sub> (d) Extrapolation of *f<sub>MAX</sub>* and *f*<sub>T</sub> by single-pole transfer function fits



**Figure 3.7** The SEM image of the cross-section of the emitter mesa etched in a two-step dry/wet technique. The arrows indicate the emitter *skirt*

## **3.5 Base Access Distance**

The reduction of the base access distance is also essential for minimizing the negative effect of  $(R_B C_{BC})_{EFF}$  on the  $f_{MAX}$ . Firstly, the base access distance contributes to the extrinsic base resistance. Secondly, the reduction of the base access distance decreases the area of the extrinsic base-collector junction, and thus, also the capacitance [15]. Hence, the fabrication process of the emitter and the base need careful consideration in order to improve the maximum oscillation frequency.

### **3.5.1 Emitter Skirt**

Once the emitter mesa is etched, the base metal is deposited in a selfaligned manner, as described in Section 3.3. Thus, the base access distance is determined by the emitter mesa undercut and the outer edge of the emitter. The SEM image of the cross-section of the resulting emitter mesa is shown in Fig. 3.7. The emitter mesa is etched in a two-step dry/wet process. Even though the emitter GaInAs contact layer is etched vertically using the ICP-RIE system, the edge of the GaInAs is not smooth as it is indicated by the arrows in Fig. 3.7. A possible reason is that the liftoff metal edge features of the emitter electrode are transferred into the GaInAs. The resulting edge or the emitter *skirt* acts as a mask during the base metal evaporation. Thus, the width of the skirt increases the base access distance. Moreover, the rough edge of the skirt leads to a variation



**Figure 3.8** Schematic of the emitter mesa cross-section a) Conventional fabrication process b) Emitter sputtering method Legend: 1. Emitter Contact Metal 2. Emitter Contact Layer 3. Emitter Layer 4. Base Contact Metal 5. Base Layer 6. Collector Layer

in the access distance width which degrades the device reproducibility.

### **3.5.2 Emitter Sputtering**

As previously discussed, the emitter-base junction width and the emitter undercut are determined by the width of the etch mask, which, in this case, is the width of the GaInAs emitter contact layer. Since the ICP-RIE etching process does not result in straight and smooth GaInAs side-walls, an alternative etching approach needs to be developed. One possible solution is to use physical etching, i.e. Ar sputtering. Sputtering offers two important advantages compared to dry chemical etching: The difference in the etch rates for the various materials is small and the method entails directional anisotropy. The process anisotropy is present because the volatility of the etch products for the inert Ar sputtering is not as critical as for the dry chemical etching; only the billiard-ball effect plays a role in physical etching. The nonselectivity of the process is attributed to the energy of the ions that are bombarding the surface: It is larger in comparison to the differences in the chemical bond energy and the chemical reactivity. Figure 3.8 illustrates the schematic comparison of the emitter-base mesa fabricated using the conventional (a) and the emitter sputtering (b) method. The highly directional Ar sputtering used during the GaInAs emitter contact layer etching step results in a minimized emitter mesa undercut and



**Figure 3.9** Comparison of the DC and RF performance of the devices fabricated using the conventional (black line) and the emitter sputtering (red line) method. (a) Gummel characteristics (b) SEM image of the cross-section of the device fabricated using the emitter sputtering method. (c) Comparison of the base access distances and the resulting base resistance  $R_B$  (d) Comparison of the  $f<sub>T</sub>$  and  $f<sub>MAX</sub>$  for the corresponding devices

reduces the base access distance  $W_{\text{GAP}}$ . Ar sputtering also eliminates the skirt (lift-off metal edge features), leaving an emitter contact electrode with steeper sidewalls and smoother edges.

A comparison of the devices with the conventional and the optimized emitter etching technique is presented in Fig. 3.9. The devices have an  $A_{\rm E}$  $= 0.20 \times 4.4 \mu m^2$  and are fabricated using the epitaxial layers described in Section 3.1. The Gummel characteristics of the devices are shown in Fig. 3.9. (a). While the collector  $I_{\rm C}$  current is equal in both DHBTs, the base current  $I_B$  is higher and emitter current gain  $\beta$  is slightly reduced for the device fabricated using emitter sputtering. This indicates an increased base surface recombination, and thus, an increased parasitic recombination current, which results in a higher  $I_B$ . By using Ar sputtering during the GaInAs emitter contact layer etching step, the width of the emitter shadowing mask is reduced and a uniform base access distance along the emitter finger length is created, as confirmed by the SEM image (Fig. 3.9. (b)). The base access distance  $W_{\text{GAP}}$  was reduced from 50  $\pm 3$  nm to  $41 \pm 2 \text{ nm}$ , which leads to a clear improvement of the base resistance, as demonstrated in Fig. 3.9. (c). The mean and standard deviation of the cutoff frequencies  $f_{\text{T}}$  and  $f_{\text{MAX}}$  of a conventional (black) and optimized (red) emitter etching technique are shown in Fig. 3.9. (d). The  $f_T$  values are comparable in both DHBTs. Small differences in the values are related to process variations (emitter end undercut, contact resistivity). The optimized emitter etching method results in a more than 100 GHz higher  $f_{MAX}$ , due to a lower base resistance.

Figure 3.10 shows the DC and RF characteristics of the record device fabricated with the emitter Ar sputtering method. Figure 3.10 (a) illustrates the Gummel characteristics of a device with a  $0.20 \times 4.4 \mu m^2$ emitter area and a  $0.40 \times 5.5 \mu m^2$  collector area. The base and collector ideality factors are  $n_B = 1.44$  and  $n_C = 1.02$ . The peak common-emitter current gain  $\beta$  is 24 with  $V_{BC} = 0$  V. The common-emitter current-voltage characteristics demonstrate a low offset voltage of  $\approx 50 \,\mathrm{mV}$  and are shown in Fig. 3.10 (b). The common-emitter breakdown voltage is  $BV_{\text{CEO}} \approx 5 \,\text{V}$ at a collector current density of  $J_{\rm C} = 1 \text{ kA/cm}^2$ . The dependence of  $f_{\rm T}$ and  $f_{\text{MAX}}$  on the collector current for  $V_{\text{CE}} = 1.0 \text{V}$  and  $V_{\text{CE}} = 1.2 \text{V}$  is shown in Fig. 3.10. (c). The performance is slightly reduced due to selfheating effects at  $V_{\text{CE}} = 1.2 \text{ V}$ . The Current and Maison's unilateral gains



**Figure 3.10** (a) Gummel characteristics (b) I-V Characteristics (c) Dependence of  $f_{MAX}$ and  $f_{\text{T}}$  on the collector current  $I_{\text{C}}$  (d) Extrapolation of  $f_{\text{MAX}}$  and  $f_{\text{T}}$  by single-pole transfer function fits



**Figure 3.11** SEM image of the device base-emitter mesa after the tilted base metal evaporation (a) Tilt 10◦ (b) Tilt 15◦

are plotted against the frequency in Fig. 3.10. (d). Extrapolations based on single-pole fits yield an  $f_{\text{MAX}} = 730 \text{ GHz with a simultaneous } f_{\text{T}} =$  $474 \text{ GHz at } V_{\text{CE}} = 1.0 \text{ V}$ . The improved high frequency performance was achieved through a reduction of the base access distance using a combination of Ar sputtering and wet etching in the self-aligned emitter formation process.

### **3.5.3 Emitter Sputtering and Base Tilting**

The reduction of the base access distance results in a decrease of the  $(R_B C_{BC})_{EFF}$  time constant and thus an improved  $f_{MAX}$ . Further improvement of the maximum oscillation frequency requires an optimization of the self-aligned base contact formation process to achieve a shorter base access distance. For this purpose, the samples were tilted during the base electrode evaporation. Figure 3.11 shows the SEM images of the devices that are tilted by  $10°$  (Fig. 3.11 (a)) and by  $15°$  (Fig. 3.11 (b)) during the base electrode deposition. The tilting during the base evaporation reduces the geometrical limitation set by the self-aligned process: In this case, the outer edge of the emitter does not determine the position of the base electrode. The resulting base access distance is shorter than the distance between the emitter mesa undercut and the outer edge of the emitter. Figure 3.12 shows the SEM image of the FIB cross-section of the base access distance for the test samples and of the finalized devices tilted by 10◦ and by 15<sup>°</sup>. The devices display an unusual shape of the base electrode:



**Figure 3.12** SEM image of the FIB cross-section: (a) of the base access distance for the test sample with 10° tilt (b) of the base access distance for the test sample with 15° tilt (c) of the base access distance for the finalized device with 10◦ tilt (d) of the base access distance for the finalized device with 15° tilt



**Figure 3.13** Schematic of the device cross-section (a) Conventional process (b) Devices fabricated by tilting during the base electrode deposition

It has a triangular cross-section and the width of the base electrodes is larger than the width of the base electrodes fabricated without tilting, as shown in Fig. 3.13. The reason for this is the edge of the PMMA resist window opening no longer determines the base electrode dimension. The resulting difference in the base contact width for the base electrodes fabricated without and with a 10<sup>°</sup> tilt during the evaporation is  $\approx 100 \text{ nm}$ . Therefore, to avoid additional parasitic base-collector capacitance, the underetching time of the base-collector mesa was readjusted. Furthermore, the base-collector mesa width was reduced due to a shorter base-access distance, leading to a reduced base-collector capacitance.

The devices have an emitter area of  $A_{\rm E} = 0.35 \times 4.4 \mu m^2$  and are fabricated using the epitaxial layers described in Section 3.1. In order to investigate the influence of the base-emitter mesa fabrication process on the device performance, the devices are made using five different methods: They are the conventional fabrication process (described in Section 3.2), the emitter Ar sputtering method (described in Section 3.5.2), the novel method of tilting during the base electrode evaporation by 10<sup>°</sup>, and finally, the emitter Ar sputtering method combined with tilting during the base electrode evaporation by 10◦ and 15◦ . The mean and the standard deviation of the base access distance  $W_{\text{GAP}}$  depending on the base-emitter mesa fabrication process are depicted in Fig. 3.14 (a). The base access distance is significantly reduced by using the emitter Ar sputtering method, as shown in Fig. 3.14 (a). Additionally, Ar sputtering results in the smoother edges of the emitter electrode. This leads to a smaller standard deviation and thus to a more reproducible base access distance along the emitter electrode. Tilting the samples by  $10<sup>°</sup>$  during the base electrode evaporation reduces the base access distance even more. The resulting  $W_{\text{GAP}}$  is reduced from 41  $\pm 2$  nm to 18  $\pm 4$  nm. However, the standard deviation of the base access distance increases with increasing the tilt. This is attributed to the asymmetry caused by the limited mechanical precision of the electron beam evaporation system: It leads to a base access distance that is in a range of 8 to 0 nm for the devices tilted by  $15°$  during the base electrode evaporation. Devices fabricated using 15◦ tilting during the base electrode evaporation feature a base-emitter short-circuit and are thus not considered in the following performance analysis. The mean and standard deviations of the the common-emitter current gain  $\beta$  of the devices are



**Figure 3.14** Comparison of the device parameters fabricated using five base-emitter mesa fabrication methods: The conventional fabrication process, the emitter sputtering method, tilting during the base electrode evaporation by 10 $\degree$  and the combination of the emitter Ar sputtering with the tilting during the base electrode evaporation by 10° and 15° (a) Comparison of the base access distances (b) Comparison of the emitter common gain of the devices (c) Comparison of the  $(R_\text{B}C_{\text{BC}})_{\text{EFF}}$  time constant (d) Comparison of the  $(R_\text{B}C_{\text{BC}})_{\text{SSEC}}$  time constant

shown in Fig. 3.14. (b). Tilting during the base electrode evaporation seems to have a negative effect on the emitter current gain, which is attributed to an increased base surface recombination. However, by using the emitter Ar sputtering technique, this negative effect is diminished due to the more uniform access distance along the emitter electrode. Figures 3.14 (c) and 3.14 (d) demonstrate the comparison of the  $(R_BC_{BC})_{EFF}$  and  $(R_B C_{BC})_{SSEC}$  time constants of the fabricated devices. The values of the  $(R_B C_{BC})_{EFF}$  are calculated from the extrapolated values of  $f_T$  and  $f_{MAX}$ by single-pole transfer function fits using the Eqns. 2.6 and 2.8. The values of the  $(R_B C_{BC})_{SSEC}$  are the fits of the small-signal equivalent circuit elements to the measured S-parameters of the corresponding devices. The values of the  $(R_B C_{BC})_{SSEC}$  are slightly higher than the values of the  $(R_{\rm B}C_{\rm BC})_{\rm EFF}$ . This is attributed to difficulties in separating the intrinsic and the extrinsic SSEC elements during the extraction. Hence, only trends can be compared. Figure (c) and 3.14 (d) show two similar trends for the  $(R_{\rm B}C_{\rm BC})_{\rm EFF}$  and  $(R_{\rm B}C_{\rm BC})_{\rm SSEC}$  time constants: Firstly, the tilting during the base electrode evaporation slightly reduces the RC time constant. Secondly, the emitter Ar sputtering results in a drastic reduction of the parasitic delay time by more than 20%. The mean and standard deviations of the  $f_{\text{T}}$  and  $f_{\text{MAX}}$  of the fabricated devices are shown in Fig. 3.15 (a) and (b), respectively. The transistors fabricated with emitter Ar sputtering exhibit a slight improvement in the  $f<sub>T</sub>$  from 415 to 428 GHz due to the improved emitter sidewall profile. As a result of the reduced  $(R_B C_{BC})_{EFF}$  and of the higher  $f_T$ ,  $f_{MAX}$  is also increased in the DHBTs fabricated with the emitter Ar sputtering method. For the devices with an emitter area of  $A_{\rm E} = 0.35 \times 4.4 \mu m^2$ , the average  $f_{\rm MAX}$  was improved from 534 to 712 GHz due to a reduced base access distance. The combination of a lower base access resistance and a lower base-collector capacitance leads to a significant increases in both  $f_{\rm T}$  and  $f_{\rm MAX}$ .

Figure 3.16 shows the DC and RF characteristics of the record device fabricated with the combination of emitter Ar sputtering and tilting of the samples by  $10°$  during the base evaporation. Figure 3.16 (a) illustrates the Gummel characteristics of a device with a  $0.20 \times 4.4 \mu m^2$  emitter area and a  $0.40 \times 5.5 \mu m^2$  collector area. The base and collector ideality factors are  $n_{\text{B}} = 1.43$  and  $n_{\text{C}} = 1.02$ . The peak common-emitter current gain  $\beta$  is 17 with  $V_{BC} = 0$  V. The common-emitter current-voltage characteristics



**Figure 3.15** Comparison of the RF device parameters fabricated using four base-emitter mesa fabrication methods: The conventional fabrication process, the emitter sputtering method, tilting during the base electrode evaporation by  $10<sup>°</sup>$  and the combination of the emitter Ar sputtering with tilting during the base electrode evaporation by 10 $\degree$  (a) Comparison of the  $f_T$  (b) Comparison of the  $f_{MAX}$ 

demonstrate a low offset voltage of  $\approx 50 \,\mathrm{mV}$  and are shown in Fig. 3.16 (b). The common-emitter breakdown voltage is  $BV_{\text{CEO}} \approx 5 \,\text{V}$  at a collector current density of  $J_{\rm C} = 1 \text{ kA/cm}^2$ . The dependence of  $f_{\rm T}$  and  $f_{\rm MAX}$  on the collector current for  $V_{\text{CE}} = 1.0 \text{ V}$  and  $1.2 \text{ V}$  is shown in Fig. 3.16. (c). The performance is slightly reduced due to self-heating effects at  $V_{\text{CE}} =$ 1.2 V. The  $f_{\rm T}$  and  $f_{\rm MAX}$  are plotted against the frequency in Fig. 3.16. (d). Extrapolations based on single-pole fits yield  $f_{MAX} = 779 \text{ GHz with}$ a simultaneous  $f_{\rm T} = 503 \,\text{GHz}$  at  $V_{\rm CE} = 1.0 \,\text{V}$ . The  $f_{\rm MAX}$  compared with respect to our previous results [48] is improved by the reduced base access resistance  $R_{\text{B,GAP}}$  and the base-collector capacitance  $C_{\text{BC}}$ .

#### **3.5.4 Emitter Ion Milling**

The optimized fabrication process of the emitter mesa etching enables a significant improvement in the maximum oscillation frequency. However, the Ar sputtering of the emitter skirt in the Plassys II electron beam evaporation system has limitations: This Ar sputtering tool is intended for the surface pre-treatment prior to the metal evaporation. Thus, it is not suitable for long etching cycles. The emitter sputtering by the Plassys



**Figure 3.16** (a) Gummel characteristics (b) I-V Characteristics (c) Dependence of  $f_{MAX}$ and  $f_T$  on the collector current  $I_C$  (d) Extrapolation of  $f_{MAX}$  and  $f_T$  by single-pole transfer function fits



**Figure 3.17** (a) Schematic of the ion milling system. Legend: 1. Cathode 2. Anode 3. Focusing Coil 4. Accelerating electrode 5. Hot filament neutralizer 6. Substrate holder (b) An example of the SIMS data coming from a sample as its ion milled. The epitaxial layers are (from top to bottom): GaInAs/InP. The goal was to stop the etch process after etching the GaInAs layer and over-etching into the InP layer

II system has an unstable rate and is not very reproducible. The etching rate decreases with an increased etching time because of the substrate charging effects: The sample is charged by Ar ions during sputtering and thus the etching rate varies. One possible way to attain a stable rate during emitter Ar sputtering is to use the ion milling system instead of the Plassys II system. The schematic of the ion milling system is given in Fig. 3.17 (a). The main advantage of the ion milling system is that the etched sample can be electrically neutralized by extracting low-energy electrons from a hot filament neutralizer, as shown in Fig. 3.17. Moreover, the ion milling system is equipped with a SIMS (Secondary Ion Mass Spectrometer) probe for the precise control of the thickness and the composition of the etched materials. Figure 3.17 (b) shows SIMS measurements during GaInAs/InP emitter sputtering. As shown, the etching process of the GaInAs layer can be monitored by counting the corresponding secondary ejected ions of each element. Consequently, the etch can be reliably stopped when the end point is detected.

The effect of the ion milling etching time on the etching behavior of



**Figure 3.18** SEM images of the resulting emitter mesa after ion milling of 50 (a.1), 60 (b.1) and 70 (c.1) nm of the GaInAs/InP emitter thickness. The ion milling is followed by isotropic wet etching of the remaining InP using an  $HCl/H_3PO_4$  solution (Fig. (a.2), (b.2) and (c.2))

the sub-micron GaInAs/InP emitter mesas was investigated in order to develop a well-controlled process for the DHBTs fabrication. A constant accelerating voltage of 250 V and an anode current of 250 mA were used in all presented experiments. The etched depth was controlled by the SIMS measurements and confirmed by SEM inspection of the samples. The emitter metal stripes featuring a width of  $\approx 300 \,\mathrm{nm}$  are defined by EBL and fabricated on the epitaxial layers described in Section 3.1. The emitter metal stack of the test structures consists of Ti  $(5 \text{ nm})$ , Pt  $(30 \text{ nm})$  and Au (400 nm). Figure 3.18 demonstrates the SEM images of the resulting emitter mesa after ion milling 50 (a.1), 60 (b.1) and 70 (c.1) nm of the GaInAs/InP emitter thickness. The ion milling is followed by isotropic wet etching of the remaining InP using an HCl/H<sub>3</sub>PO<sub>4</sub> solution (Fig. 3.18)  $(a.2)$ ,  $(b.2)$  and  $(c.2)$ ). It can be observed that the surface roughness decreases with an increasing etching time. However, the base surface remains rough for all samples after the etching using a  $HCl/H_3PO_4$  solution.

To investigate the origin of the surface roughness, samples without emitter metal stripes were ion milled. The ion milled samples were cleaved and examined in the SEM, as shown in Fig. 3.19 (a)-(d). For the samples depicted in Fig. 3.19 (b)-(d), the etching conditions were the same as for the ion milled samples with emitter stripes 50 (b), 60 (c) and 70 (d) nm of the etching depth, respectively. The sample shown in Fig. 3.19 (a) was etched with a reduced accelerating voltage of 150 V in order to exclude the dependency of the surface roughness on the ion energy. As shown in Fig. 3.19 (a)-(d), ion milling the emitter results in a surface covered by vertical pillars that are 30, 37, 48 and 50 nm high. Most probably, the pillars originate from the physical nature of the ion milling process. A schematic representation of the pillar profile formation process is depicted in Fig. 3.19 (e.1)-(e.3): The pillars are formed after the ion milling (Fig. 3.19 (e.2)) and consist of the InP layer with GaInAs caps. After the remaining InP is etched using a  $HCl/H_3PO_4$  solution, the GaInAs residuals (the caps of the pillars) are deposited on the surface of the sample (Fig. 3.19 (e.2)). The GaAsSb base surface should be pristine prior to the base metal evaporation in order to fabricate low resistance base ohmic contacts. Therefore, the emitters, after ion milling, were etched in a  $H_3PO_4/H_2O_2/DI$  solution, as shown in Fig.  $3.20$  (a)-(b). The samples in Fig.  $3.20$  (a) and (b) are etched using ion milling for an etch depth of 50 and 70 nm, respectively.



**Figure 3.19** SEM images of the cross-section of the ion milled samples (a) accelerating voltage 150 V, etching thickness 60 nm (b) accelerating voltage 250 V, etching thickness 50 nm (c) accelerating voltage 250 V, etching thickness 60 nm (d) accelerating voltage 250 V, etching thickness 70 nm (e.1)-(e.3) A schematic of the pillar profile formation process is depicted: The pillars are formed after the ion milling (e.2) and they consist of the InP layer with the GaInAs caps. After the remaining InP is etched using an  $HCl/H<sub>3</sub>PO<sub>4</sub>$  solution, the GaInAs residuals (the caps of the pillars) are left or transferred on the surface of the sample (Fig. 3.19 (e.3))



**Figure 3.20** (a)-(b) SEM images of the emitter mesa etched with a combination of ion milling, wet etching using an  $H_3PO_4/H_2O_2/DI$  solution and wet etching using an HCl/H<sub>3</sub>PO<sub>4</sub> solution ((a) lon milling depth 50 nm (b) lon milling depth 70 nm) (c)-(d) SEM images of the emitter mesa etched with combination of ion milling, ICP etching using  $O<sub>2</sub>$  plasma and wet etching using an HCl/H<sub>3</sub>PO<sub>4</sub> solution ((c) lon milling depth 50 nm (d) lon milling depth 70 nm)

The resulting base surface roughness is higher than before using the additional GaInAs wet etching step. This effect is probably related to the high volatility of the GaInAs wet etching solution. Another attempt to etch away the GaInAs residuals from the base surface was made by using ICP dry etching by  $O_2$  plasma. The resulting base surface morphology after the combined etching process of ion milling, ICP  $O_2$  plasma etching and wet etching using an  $HCl/H_3PO_4$  solution is shown in Fig. 3.20 (c)-(d). The roughness of the base surface was indeed reduced. However, the surface still retained a certain roughness associated with GaInAs residuals. This suggests, however, that ICP  $O_2$  plasma etching is not aggressive enough to remove the GaInAs residuals completely. Therefore, after ion milling, the emitters are etched using ICP with a  $\text{CH}_4/\text{Ar}/\text{Cl}_2/\text{H}_2$  gas mixture. Figure 3.21 (a)-(b) demonstrates the resulting emitter mesa. Ion milling



**Figure 3.21** SEM images of the emitter mesa etched in combination of the ion milling, the ICP etching using  $CH_4/Ar/CI_2/H_2$  gas mixture and the wet etching using HCI/H<sub>3</sub>PO<sub>4</sub> solution (a) Ion milling depth 70 nm (b) Ion milling depth 50 nm

for 50 nm, followed by ICP etching with a  $\text{CH}_4/\text{Ar}/\text{Cl}_2/\text{H}_2$  gas mixture and wet etching using a  $HCl/H_3PO_4$  solution gives a pristinely clean and smooth base surface, as shown in Fig. 3.21 (b).

Figure 3.22 shows the SEM image and the RF characteristics of a device fabricated with the emitter ion milling method. The devices use a 125-nm-thick InP:Si collector doped at  $1.5 \times 10^{17}$  cm<sup>3</sup>, which is higher than the the epitaxial transistor layers described in Section 3.1. The other layers are unchanged. The device with a  $0.25 \times 4.4 \mu m^2$  emitter area and a  $0.40 \times 5.5 \mu m^2$  collector area features a base access distance of  $W_{\text{GAP}} \approx 40 \,\text{nm}$ , as shown in Fig. 3.22 (a). The obtained excess distance is uniform along the emitter finger. Also, the emitter mesa has smooth edges. Figure 3.22 (b) illustrates the dependence of  $f_{\rm T}$  and  $f_{\rm MAX}$  on the collector current for  $V_{\text{CE}} = 1.0$  and 1.2 V. The  $f_{\text{T}}$  and  $f_{\text{MAX}}$  are plotted against frequency in Fig. 3.22. (c). Extrapolations based on single-pole fits yield an  $f_{\text{MAX}} = 696 \text{ GHz}$  with a simultaneous  $f_{\text{T}} = 476 \text{ GHz}$  at  $V_{\text{CE}} =$ 1.0 V. The achieved base access distance and the resulting high frequency performance is comparable to the results achieved using the emitter Ar sputtering method. The developed method is a highly reproducible and stable process. Therefore, the fabricated devices demonstrate higher yield and greater manufacturability.

Ion milling is a physical etching process. Therefore, there is a danger to damage the semiconductor surface by bombarding it with Ar atoms. Efforts to characterize this effect and to further optimize the emitter mesa



**Figure 3.22** (a) SEM image of the FIB cross-section of the device fabricated using ion milling (b) Dependence of  $f_{MAX}$  and  $f_T$  on the collector current  $I_C$  (c) Extrapolation of  $f_{MAX}$ and  $f_T$  by single-pole transfer function fits

etching process have been made and are ongoing.

### **3.6 Emitter End Undercut Control**

The RF bandwidth of the transistors decreases when the ratio of the collector to the emitter area  $A_{\rm C}/A_{\rm E}$  grows. There are two reasons for this effect: Firstly, the  $f_{\rm T}$  decreased because of the increasing emitter-collector transit delay  $\tau_{\text{EC}}$ . Secondly, the  $f_{\text{MAX}}$  decreased due to a lower  $f_{\text{T}}$  and an increasing  $C_{\text{BC}}$ . One of the reasons for the growing ratio is the reduced emitter length  $L_{\rm E}$ : The wet etching solutions during the emitter-base mesa fabrication process greatly underetch the emitter ends. The reason is the crystallografic nature of the InP wet etching: The emitter electrode is parallel to the [011] crystal plane so that after the emitter mesa is wet etched using an HCl/H<sub>3</sub>PO<sub>4</sub> solution the emitter width  $W_{\rm E}$  is  $\approx 100$  nm narrower than the emitter metal contact width. On the other hand, the longitudinal emitter ends are etched along fast etch facets ([001] and [010] crystal directions), and thus the emitter is rapidly underetched from its ends. Figure 3.23 shows a SEM image of the FIB cross-section of the DHBT along the emitter where the emitter length is much shorter than the collector length. To keep the  $A_{\rm C}/A_{\rm E}$  ratio small, the base-emitter and base-collector junctions ideally should be of equal length. Therefore, the emitter electrode geometry needs to be optimized in order to prevent aggressive emitter end undercutting.

In the conventional process there are two different emitter contact geometries: the rectangular and the bone-shape emitter electrodes. The bone-shape emitter contact has a wide stripe on each end of the emitter. In Figure 3.24 shown the bone-shape emitter contact ((a) and (b)) and the rectangular one (c). The yield of the bone-shape emitter devices is generally higher than the one of the devices fabricated with rectangular emitters. The reason is the anisotropic etching properties of the emitter semiconductor material: It takes more time to etch the wide bone-shape emitter end and thus emitter length is not shortened. Therefore, the optimum geometrical parameters for the bone-shape emitter electrode need to be determined in order to accommodate the emitter mesa wet etching and base surface treatment. The test emitter structures were defined by electron beam lithography and have bone angles of  $\alpha_{\rm E,B} = 30^{\circ}$  and  $45^{\circ}$  and



**Figure 3.23** SEM image of the FIB cross-section of the DHBT along the emitter. The emitter length  $L<sub>E</sub>$  is much shorter than collector length  $L<sub>C</sub>$ 

bone end width of  $W_{\text{E},\text{B}} = 600, 700, 800$  and 900 nm. All samples were processed in one batch in order to minimize experimental variations. Figure 3.25 (a) shows the mean width of the emitter undercut  $W_{\text{E,U}}$  and a linear fit to the experimental data. If the emitter end undercut is insufficient, the InP protrudes from the emitter metal stripe, causing an emitter-base short circuit, as shown in Fig. 3.25. (b). When the emitter undercut is too large, the  $A_{\rm C}/A_{\rm E}$  ratio grows, as shown in Fig. 3.25. (d). The best bone-shape emitter has a bone angle of  $\alpha_{\rm E,B} = 30^{\circ}$  and a  $W_{\rm E,B} = 800$  nm, as illustrated on Fig 3.25 (c). As a result, the emitter end undercut has a width of  $\approx 200 \text{ nm}$  per end. The repeatable and reproducible emitter end undercut improves the device yield and prevents the degradation of the high-frequency device performance by keeping the  $A_{\rm C}/A_{\rm E}$  ratio constant for a fixed emitter electrode length.



**Figure 3.24** (a) Schematic representation of the bone-shape emitter electrode (b) SEM image of the bone-shape emitter electrode (top view) (c) Schematic representation of the rectangular-shape emitter electrode. Important geometrical dimensions are labeled



**Figure 3.25** (a) Dependence of the emitter end undercut on the geometrical parameters of the bone-shape emitter electrode (b) SEM image of the device with the insufficient emitter end undercut (side view) (c) SEM image of the device with the emitter end undercut  $\approx$ 200 nm per end (side view) (d) SEM image of the device with the excessive emitter end undercut (side view)

## **3.7 Base-Collector Mesa Passivation**

The aggressive vertical scaling of the devices is a promising strategy to improve the high-frequency performance of DHBTs. However, to improve the  $f_T \times BV_{\text{CEO}}$  product for the thin-collector devices,  $BV_{\text{CEO}}$  should not be appreciably reduced from the reduced collector thickness. One possible solution is to improve the open-base collector-to-emitter break down voltage  $BV_{\text{CEO}}$  by the passivation of the base-collector mesa with conformal  $\text{SiN}_x$  layer [11]. The  $\text{SiN}_x$  passivation layer seems to reduce the surface state charge density on the InP semiconductor surface, and, therefore, to increase the breakdown. This effect is associated with the Fermi level position at the  $\sinh(x)/\ln P$  interface: It is near the midgap level, and thus no electron accumulation layer formed at the interface [61]. An additional advantage of the passivation is that the  $\text{SiN}_x$  layer provides a mechanical support for the overhanging ledge of the base semiconductor layer with the base metal contact posts. This enables an underetching of the extrinsic collector material, and thus reducing the base-collector capacitance.

Devices were fabricated in a conventional fabrication process up to the base-collector mesa etching. After the base-collector mesa is formed, a  $\approx 30$  nm thick  $\sin x$  layer is deposited by PECVD. To remove the  $\sin x$  from the metal contacts and the base semiconductor surface, it is over-etched using the RIE system with  $CF_4$  gas. Figure 3.26 shows the SEM image of the device after the  $\sinh_x$  over-etch. The arrows indicate the  $\sinh_x$  under the base metal contact. Once the  $\text{SiN}_x$  base-collector mesa passivation is finished, the fabrication of the device is accommodated according to the conventional process described in Section 3.2.

The devices feature a 125-nm-thick InP:Si collector doped at 1.5  $\times$ 10<sup>17</sup> cm<sup>−</sup><sup>3</sup> , which is higher than the the epitaxial transistor layers described in Section 3.1. Therefore, the value of te  $BV_{\text{CEO}}$  is slightly lower than previously reported in this Chapter. Figure 3.27 (a) shows the dependence of  $I_{\rm C}$  on  $V_{\rm CE}$ . The black curve corresponds to a device fabricated according to the conventional fabrication process, and the red curve corresponds to a device identical in epitaxial structure and comparable in fabrication except for the SiN<sub>x</sub> base-collector passivation. For the devices with the  $A_{\rm E}$  =  $0.25 \times 4.4 \mu m^2$  and base contact width  $W_{\text{B C}} = 0.35 \mu m$ , the  $BV_{\text{CEO}}$  was



**Figure 3.26** SEM image of the device after the SiN*x* over-etch, the arrows indicate the SiN*x* under the base metal contact



**Figure 3.27** (a) Breakdown Voltage  $BV_{CEO}$ . The black curve corresponds to a device fabricated according to the conventional fabrication process and the red curve corresponds to a device identical in epitaxial structure and similar in fabrication except with the SiN*x* base-collector passivation (b) Extrapolations based on single-pole fits yield  $f_{MAX}$  = 696 GHz with a simultaneous  $f_T = 476$  GHz at  $V_{CF} = 1.0$  V
increased from 3.6 to 4.1 V by the  $\text{SiN}_x$  base-collector junction passivation. Extrapolations based on single-pole fits yield a  $f_{MAX} = 696 \text{ GHz with a}$ simultaneous  $f_{\rm T} = 476$  GHz at  $V_{\rm CE} = 1.0$  V, as shown in Fig. 3.27 (b). The  $f_{\rm T} \times BV_{\rm CEO}$  product thus exceeds 1950 GHz-V.

### 64 OPTIMIZATION OF THE DHBT FABRICATION PROCESS



# Optimization of the DHBT Epitaxial Layer Structure

The transistor material design defines the transport properties of the carriers in the device. Hence, in order to improve  $f_{\rm T}$  and thus  $f_{\rm MAX}$ , it is necessary to understand the possibilities and limitations of a given epitaxial layer structure. The main focus of this chapter lies on the reduction of the transistor transit time through the optimization of the epitaxial layer structure. The epitaxial structures presented in this chapter incorporate tree main variations compared to the conventional InP/GaAsSb DHBT epitaxial layer structure (described in Section 3.1): Firstly, an energy launcher for the hot electron injection at the emitter/base interface is introduced. To create a ramp in the conduction band at the emitter/base interface layer, the Ga content in the InP/GaInAs emitter layer is changed. Secondly, the thickness of the base layer is reduced. Thirdly, in order to generate a built-in quasielectric field in the base, and thus to accelerate the carrier transport, a stronger base grading is implemented.

The DHBTs produced on the optimized epitaxial layers were fabricated using the conventional fabrication process based on the emitter ion milling method described in Section 3.5.4.

### **4.1 Emitter Launcher**

The composite emitter consists of three main parts: the GaInAs contact layer, the InP layer and the GaInP/InP grading layer adjacent to the base. The contact layer allows fabricating the ohmic contacts with a low resistivity. The InP layer provides the mesa height needed to avoid the emitter-base short circuit. The GaInP layer at a Ga concentration of 22\% provides a conduction band alignment with a  $GaAs<sub>0.59</sub>Sb<sub>0.41</sub>$  base layer. However, GaAsSb-based DHBTs exhibiting a type-I emitter-base have demonstrated an increase of the common-emitter current gain  $\beta$  and  $f_{\rm T}$  [67,68]. The improvement in the device performance is attributed to the AlInP layer at the emitter/base interface, which is used to create an energy launcher for the hot electron injection. However, devices with an AlInP emitter layer have demonstrated a stronger emitter size effect (ESE) and a higher base surface recombination velocity in comparison to devices with GaInP emitters [30, 55, 69]. Therefore, the scalability of the devices with AlInP emitters is less promising than the one of the devices with GaInP emitters. In order to benefit from the type-I emitter-base conduction band alignment and to keep the potential advantage in device scalability, DHBTs with the  $Ga_{0.1}$ In<sub>0.9</sub>P/GaAs<sub>0.7</sub>Sb<sub>0.3</sub> and  $Ga_{0.27}$ In<sub>0.73</sub>P/GaAs<sub>0.7</sub>Sb<sub>0.3</sub> emitter/base interface layer were fabricated. The epitaxial structures are shown in Figure 4.1 (a).

The epitaxial structures have two different compositions at the emitter adjacent to the base layer:  $Ga_{0.1}In_{0.9}P/GaAs_{0.7}Sb_{0.3}$  and  $Ga_{0.27}In_{0.73}P/GaAs_{0.7}Sb_{0.3}$ . In both cases, the emitter consists of 15 nm  $Ga_yIn_{1-y}P$ , where the first 5 nm next to the base have a constant composition and the following 10 nm are linearly graded to  $y = 0$ . The intermediate  $n^+$  InP layer and the GaInAs cap were doped at densities of  $\sim 1.3 \times 10^{19}$  cm<sup>-3</sup> and  $\sim 3.8 \times 10^{19}$  cm<sup>-3</sup>, respectively. The transistors have a 15-nm-thick  $\text{GaAs}_x\text{Sb}_{1-x}$  base with  $R_{\text{SH}} \approx 1430\Omega/\square$  and an average doping  $N_{\text{B,AV}} \approx 1.2 \times 10^{20} \text{ cm}^{-3}$ . The DHBTs feature a graded base, where the first 4 nm next to the emitter have a constant composition of  $x = 0.7$  and the following 11 nm are linearly graded from  $x = 0.6$  on the emitter side to  $x = 0.3$  on the collector side.

Fig. 4.1 (b) shows the conduction band discontinuity  $\Delta E_{\rm C}$  between GaAsSb and GaInP as a function of the As content x for  $GaAs_xSb_{1-x}$ 

(a)



(b)



**Figure 4.1** (a) Epitaxial layer structures with  $Ga_{0.1}In_{0.9}P/GaAs_{0.7}Sb_{0.3}$  and  $Ga_{0.27}In_{0.73}P/GaAs_{0.7}Sb_{0.3}$  emitter/base interface layers. The InP collector, buffer  $Ga<sub>0.27</sub>$ In<sub>0.73</sub>P/GaAs<sub>0.7</sub>Sb<sub>0.3</sub> emitter/base interface layers. and substrate are not shown (b) The conduction band discontinuity between  $GaAs_xSb_1$  *x* and Ga<sub>y</sub> In<sub>1</sub> *y*P determined from [70, 71] as a function of the As content *x* in GaAsSb with the Ga content *y* in GaInP as a parameter



**Figure 4.2** Simulated equilibrium band diagram of a DHBT with an epitaxial layer structure as described in Fig. 4.1 (shown without the InP collector, buffer and substrate) Ga<sub>*y*</sub>In<sub>1−*y*</sub>P/GaAs<sub>0.7</sub>Sb<sub>0.3</sub> and Ga<sub>*y*</sub>In<sub>1−*y*</sub>P/GaAs<sub>0.7</sub>Sb<sub>0.3</sub>

and  $Ga_yIn_{1-y}P$  with Ga contents of  $y = 0.1, 0.2,$  and 0.3. The values for the conduction band discontinuity are determined from the GaInP/InP and GaAsSb/InP band offsets reported in [71] and [70]. The negative value of the of  $\Delta E_{\rm C}$  corresponds to a type-I band lineup. Increasing the Ga content of the GaInP results in a larger  $\Delta E_{\rm C}$ , and thus in a more significant electron energy ramp. The heterojunction between  $Ga_yIn_{1-y}P$ and GaAs<sub>0.7</sub>Sb<sub>0.3</sub> for y = 0.1 has a type-I band alignment with  $\Delta E_{\rm C} \approx$ +20meV. For y = 0.27 it has a type-I band alignment with  $\Delta E_{\rm C} \approx$ +75meV. The simulated equilibrium band structures of the DHBTs with a  $Ga_{0.1}In_{0.9}P/GaAs_{0.7}Sb_{0.3}$  (blue line) and a  $Ga_{0.27}In_{0.73}P/GaAs_{0.7}Sb_{0.3}$ (red line) emitter/base are shown in Fig. 4.2.

The effect of the emitter energy launcher on the DHBTs DC and RF performance is investigated using devices featuring a  $0.25 \times 4.4 \mu m^2$  emitter area. On the QDHBTs DC performance, it is investigated using devices featuring a  $20 \times 30 \mu m^2$  emitter area. The dependence of the commonemitter current gain  $\beta$  on the collector current density  $J_{\rm C}$  at  $V_{\rm BC} = 0$  V for DHBTs featuring a  $0.25 \times 4.4 \mu m^2$  emitter area and the QDHBTs featuring a  $20 \times 30 \mu m^2$  emitter area are presented in Fig. 4.3 (a). Devices with  $Ga<sub>0.1</sub>In<sub>0.9</sub>P$  and  $Ga<sub>0.27</sub>In<sub>0.73</sub>P$  emitters show a very similar ESE: As



**Figure 4.3** (a) Common-emitter current gain  $\beta$  versus the collector current density  $J_C$  at *VBC* = 0 V for DHBTs featuring a 0.25  $\times$  4.4  $\mu$ m<sup>2</sup> emitter area and QDHBTs featuring a 20 × 30 μm<sup>2</sup> emitter area (b) The ratio of  $J_C/\beta$  plotted versus  $P_E/A_E$  at  $J_C=10^4$  A/cm<sup>2</sup> for DHBTs with  $Ga<sub>0.1</sub>ln<sub>0.9</sub>P$  and  $Ga<sub>0.27</sub>ln<sub>0.73</sub>P$  emitters (c) Left: The mean deviation of the base ideality factor of the DHBTs with 10 and 27% Ga content in the emitter layer featuring the 0.20  $\times$  4.4  $\mu$ m<sup>2</sup> emitter area. Right: The mean deviation of the current gain cutoff frequency of the DHBTs featuring the  $0.20 \times 4.4 \mu m^2$  emitter area and QDHBTs featuring the  $20 \times 30 \mu m^2$  emitter area with 10 and 27% Ga content in the emitter layer

the emitter area is reduced from  $20 \times 30 \mu m^2$  to  $0.25 \times 4.4 \mu m^2$  at  $J_C =$  $10^4 \text{ V/cm}^2$ ,  $\beta$  is reduced by  $\approx 35\%$  for the devices with  $\text{Ga}_{0.1}\text{In}_{0.9}\text{P}$  and by  $\approx 30\%$  for the devices with  $Ga_{0.27}In_{0.73}P$ . Two important parameters that are influencing the ESE and the difference in the DC performance of the devices are the base surface recombination current density  $K_{\text{SURF}}$  and the intrinsic recombination current density  $J_{\text{IN}}$ . Those parameters can be extracted from the equation [33]:

$$
\frac{J_{\rm C}}{\beta} = J_{\rm IN} + K_{\rm SURF} \frac{P_{\rm E}}{A_{\rm E}},\tag{4.1}
$$

where  $P_{\rm E}$  is the emitter periphery. Figure 4.3 (b) shows the ratio of  $J_{\rm C}/\beta$ plotted versus  $P_{\rm E}/A_{\rm E}$  at  $J_{\rm C} = 10^4 \,\rm A/cm^2$  for DHBTs with  $\rm Ga_{0.1}In_{0.9}P$ and  $Ga_{0.27}In_{0.73}P$  emitters. The slope of the linear fit through the data corresponds to the size parameter: The base surface recombination current density  $K_{\text{SURF}}$  and the intersect of a linear fit with the ordinate axis corresponds to the intrinsic recombination current density  $J_{\rm IN}$ . The data reveal comparable values of  $K_{\text{SURF}}$  for both emitter compositions, and thus confirm the ESE demonstrated in Fig. 4.3 (a). However, the  $Ga<sub>0.27</sub>In<sub>0.73</sub>P$  emitter shows a lower intrinsic recombination current density in comparison to the  $Ga_{0.1}In_{0.9}P$  emitter. This can be explained by the higher injection velocity due to the larger electron launcher at the  $Ga_{0.27}In_{0.73}P/GaAs_{0.7}Sb_{0.3}$  base/emitter interface. Figure 4.3 (c) reports the comparison of the mean deviation of the base current ideality factor and common-emitter current gain  $\beta$  of the DHBTs and QDHBTs. The base ideality factors  $n<sub>B</sub>$  for the devices with  $0.25 \times 4.4 \mu m^2$  emitter area are 1.39  $\pm 0.05$  with the Ga<sub>0.1</sub>In<sub>0.9</sub>P emitter and 1.25  $\pm 0.02$  with the  $Ga_{0.27}In_{0.73}P$  emitter, whereas the collector ideality factors  $n_{\rm C}$  are 1.03 in both cases. The base ideality factor corresponds to the potential height of the  $\Delta E_{\text{C}}$ . The decrease of the ideality factor indicates that the recombination current decreases [68]. Therefore, at the  $Ga_{0.27}In_{0.73}P/GaAs_{0.7}Sb_{0.3}$ emitter-base junction, the injection of the electrons into the base is enhanced, and thereby the common-emitter current gain  $\beta$  is increased as demonstrated in Fig. 4.3 (c).

For the DHBTs with the two different Ga contents in the emitter layer, the mean and the standard deviation of the base and the collector delay times  $\tau_{\rm B} + \tau_{\rm C}$  calculated using values extracted from the S-parameter data

Emitter/Base layer material $\tau_{\rm B} + \tau_{\rm C}$ [fs]		$f_{\rm T}$ [GHz]
$Ga_{0.1}In_{0.9}P/GaAs_{0.7}Sb_{0.3}$	$178 + 9$	$458 + 15$
$Ga_{0.27}In_{0.73}P/GaAs_{0.7}Sb_{0.3}$	$164 + 11$	$483 + 12$

**Table 4.1** The mean and the standard deviation of the base and collector transit delay  $\tau_{\text{B}}$ +  $\tau$ <sub>C</sub> and  $f_T$  determined at  $V_{CE}$  = 1.2 V and  $I_C = I_{C,Kirk}$  for DHBTs featuring 10% and 27% Ga content in the emitter layer with the  $0.20 \times 4.4 \text{ }\mu\text{m}^2$  emitter area



**Figure 4.4** (a) The dependence of  $f<sub>T</sub>$  on the collector current  $I<sub>C</sub>$  for DHBTs featuring a 10 and a 27% Ga content in the emitter layer with the  $0.20 \times 4.4 \mu m^2$  emitter area (b) Extrapolation of the  $f<sub>T</sub>$  by the single-pole transfer function fit of the DHBT featuring Ga<sub>0.27</sub>In<sub>0.73</sub>P emitter with the 0.20  $\times$  4.4  $\mu$ m<sup>2</sup> emitter area. Inset table: Individual contributions of the base transit time and collector delay time to the total delay time calculated from the extracted small-signal equivalent circuit

as well as the mean and the standard deviation of the measured  $f<sub>T</sub>$  are shown in Table 4.1. The decrease in the base and the collector delay times  $\tau_{\rm B} + \tau_{\rm C}$  can be observed in the devices with a higher Ga content. The decrease in the  $\tau_{\text{B}} + \tau_{\text{C}}$  is attributed to the higher electron energy ramp at the base-emitter interface, which enables a higher electron injection velocity at the emitter-base interface. For the DHBT with the  $Ga_{0.27}In_{0.73}P$ emitter and with the  $0.20 \times 4.4 \mu m^2$  emitter area, the extraction of the small-signal equivalent circuit gives the value of  $\tau_B \approx 60$  fs and the value of  $\tau_{\rm C} \approx 99$  fs. Furthermore, the devices with a  $\rm Ga_{0.27}In_{0.73}P$  emitter show an increase in the current gain cutoff frequency  $f_{\rm T}$  from 458  $\pm$ 15 to 483  $\pm$ 12 GHz. Fig. 4.4 (a) shows the dependence of  $f<sub>T</sub>$  on the collector current for a DHBT with a 10 and a 27% Ga content in the emitter layer. In Fig. 4.4 (b), the extrapolation of the  $f_{\rm T}$  with either a  $Ga_{0.1}In_{0.9}P$  or a  $Ga<sub>0.27</sub>In<sub>0.73</sub>P$  emitter is shown.

In conclusion, a similar emitter size effect is observed for DHBTs built with a 10% and a 27% Ga content in the emitter layer. Therefore, in terms of scalability, devices with different Ga content are comparable. However, the  $Ga_{0.27}In_{0.73}P$  emitter results in a higher  $f_T$  as well as a higher β compared to  $Ga<sub>0.1</sub>In<sub>0.9</sub>P$  emitter. Thus, the high-speed performance of the transistor as well as the common-emitter current gain are improved via hot electron injection at the emitter/base interface. It is worth pointing out that one of the devices with the  $Ga_{0.27}In_{0.73}P$  emitter and with the  $0.20 \times 4.4 \mu m^2$  emitter area achieved an exceptionally high  $f_T$  of 511 GHz, as shown in Fig. 4.4 (b).

### **4.2 Base Thickness**

Further improving the device performance (in particular high-frequency figures-of-merit such as  $f_{\rm T}$  and  $f_{\rm MAX}$  is not possible without vertical device scaling [22]. The  $f<sub>T</sub>$  is inversely proportional to the total emittercollector delay  $\tau_{EC}$  (Eqn. 2.6), which equals to the sum of the transistor transit time and the  $RC$ -time delays (Eqn. 2.7). Therefore, a reduction of the DHBT layer thicknesses reduces the electron travel time through the device, and thus increases the  $f<sub>T</sub>$  up to the point where RC contributions begin to dominate [72, 73]. In this Section, the effect of the reduced base layer thickness on the base transit time  $\tau_B$  is first presented. Secondly, the

	Structure 1	(nm)	<b>Structure 2</b>		$(nm)$ Doping (cm <sup>3</sup> )
Emitter Contact Layer	$Ga_{0.25}$ In <sub>0.75</sub> As	<sup>1</sup> 5	$Ga_{0.25}$ In <sub>0.75</sub> As	5	Si: 3.8 x 10 <sup>19</sup>
	$Ga_{0.47}$ ln <sub>0.53</sub> As $\rightarrow Ga_{0.25}$ ln <sub>0.75</sub> As	10 <sup>1</sup>	$Ga_{0.47}$ ln <sub>0.53</sub> As $\rightarrow$ Ga <sub>0.25</sub> ln <sub>0.75</sub> As <sup>1</sup>	10 <sup>1</sup>	Si: 3.8 x 10 <sup>19</sup>
	$Ga_{0.47}$ In <sub>0.53</sub> As	$\frac{1}{20}$	$Ga_{0.47}$ In <sub>0.53</sub> As	20	Si: 3.8 x 10 <sup>19</sup>
Emitter	InP	130	InP	130	$S: 1.3 \times 10^{19}$
	InP	15	InP	15	Si: 2.5 x 10 <sup>16</sup>
	$Ga_{0.27}$ In <sub>0.73</sub> P $\rightarrow$ InP	10	$Ga_{0.27}In_{0.73}P \rightarrow InP$	10 <sup>1</sup>	Si: 2.5 x 10 <sup>16</sup>
	$Ga_{0.27}$ In <sub>0.73</sub> P		$Ga_{0.27}$ In <sub>0.73</sub> P	5	Si: 2.5 x 10 <sup>16</sup>
Base	$GaAs_{0.7}Sb_{0.3}$	4	GaAs <sub>0.7</sub> Sb <sub>0.3</sub>	$\overline{4}$	$C: 1.2 \times 10^{20}$
	$GaAs_{0.6}Sb_{0.4} \rightarrow GaAs_{0.3}Sb_{0.7}$ 16		$GaAs_{0.6}Sb_{0.4} \rightarrow GaAs_{0.3}Sb_{0.7}$ <sup>1</sup>		$C: 1.2 \times 10^{20}$

**Figure 4.5** The epitaxial layer structures with a 20 nm (Structure 1) and a 15 nm (Structure 2) base layer thickness. The InP collector, the buffer and the substrate are not shown

DC current gain and the RF performance of the DHBTs are compared.

Transistors with  $T_B = 20$  nm (Structure 1) and  $T_B = 15$  nm (Structure 2) are used in this comparison. The epitaxial structures used for the DHBT fabrication are presented in Fig. 4.5. In both cases, the emitter consists of 15 nm  $Ga_{0.27}In_{0.73}P$ . The first 5 nm next to the base have a constant composition and the following 10 nm were linearly graded to a pure InP. The intermediate  $n^+$  InP layer and the GaInAs cap were doped at densities of ~  $1.3 \times 10^{19}$  cm<sup>3</sup> and ~  $3.8 \times 10^{19}$  cm<sup>3</sup>, respectively. The DHBTs feature a graded  $GaAs<sub>x</sub>Sb<sub>1</sub>$   $_{x}$  base. The first 4 nm next to the emitter have a constant composition of  $x = 0.7$  and the following 16 or 11 nm are linearly graded from  $x = 0.6$  on the emitter side to  $x = 0.3$  on the collector side. The comparison of the mean and the standard deviation of the common-emitter current gain  $\beta$  at  $V_{BC} = 0$  V is presented in Fig. 4.6. The comparison is done for DHBTs featuring a  $0.25 \times 4.4 \mu m^2$  emitter area and QDHBTs featuring a  $20 \times 30 \mu m^2$  emitter area. Due to the reduced bulk recombination, the common-emitter current gain  $\beta$  increases with decreasing  $T<sub>B</sub>$  from 20 to 15 nm for both device sizes. However, for the large area devices, the bulk recombination current has a stronger influence than for small area devices. Therefore, the improvement of the commonemitter current gain  $\beta$  for the QDHBTs is larger than for the DHBTs. The reason is that the emitter periphery-to-area ratio  $P_{\rm E}/A_{\rm E}$  for the small area devices is increasing, and thus the base surface recombination current



**Figure 4.6** The mean and the standard deviation of the current gain cutoff frequency of the DHBTs featuring the 0.20  $\times$  4.4  $\mu$ m<sup>2</sup> emitter area and QDHBTs featuring a 20  $\times$  30  $\mu$ m<sup>2</sup> emitter area with a 15 and a 20 nm base layer thickness

dominates over the bulk recombination current. Hence, the effect of the reduced base thickness on the small area devices is less pronounced than for the QDHBTs.

Table 4.2 shows the mean and the standard deviation of the  $\tau_{\text{B}} + \tau_{\text{C}}$ and the corresponding  $f_{\rm T}$  for  $0.25 \times 4.4 \mu m^2$  emitter DHBTs with a base thicknesses of  $T_{\rm B} = 15$  and 20 nm. Thinning the base layer from 20 to 15 nm results in an increase of the  $f_T$  from 414  $\pm$ 12 to 492  $\pm$ 13 GHz. The improvement in the  $f<sub>T</sub>$  is attributed to a reduction of the base transit time  $\tau_{\rm B}$ . This conclusion is firstly based on the fact that the base composition and the base doping gradients are the same for both base thicknesses. Therefore, the collector delay time is not expected to be influenced by the base thickness, and thus is equal in both cases [74, 75]. Secondly, it is confirmed by the collector delay time extraction from the SSEC of the  $0.25 \times 4.4 \mu m^2$ -emitter DHBT: For a base layer thickness of  $T_B = 20 \text{ nm}$ ,  $\tau_{\rm C}$  results in 93 fs. For the base layer thickness  $T_{\rm B} = 15$  nm,  $\tau_{\rm C}$  equals to 95 fs. The base transit time extraction for the same devices shows  $\tau_{\rm B}$  = 119 fs for  $T_{\rm B} = 20$  nm, and  $\tau_{\rm B} = 73$  fs for  $T_{\rm B} = 15$  nm. Hence, reducing  $T<sub>B</sub>$  from 20 to 15 nm shortens the base transit time by 46 fs. Figure 4.7 shows the extrapolations of the  $f<sub>T</sub>$  based on single-pole fits. By reducing the base thickness from 20 to 15 nm, the  $f<sub>T</sub>$  increases from 418 to 495 GHz, which agrees well with the decrease observed in  $\tau_{\text{B}}$ .

Base Layer	$\tau_{\rm B}+\tau_{\rm C}$ [fs]	$f_{\rm T}[\rm GHz]$
$T_{\rm B} = 15$ nm	$159 + 11$	$492 + 13$
$T_{\rm B} = 20~{\rm nm}$	$201 + 6$	$414 + 12$

**Table 4.2** The mean and standard deviation of the base and collector transit delay  $\tau_{\text{B}}+\tau_{\text{C}}$ and the corresponding  $f_{\text{T}}$  for 0.25  $\times$  4.4  $\mu$ m<sup>2</sup>-emitter DHBTs with base thicknesses  $T_{\text{B}}$  of 15 and 20 nm



**Figure 4.7** Extrapolation of the  $f<sub>T</sub>$  by single-pole transfer function fits for the 0.25  $\times$  4.4  $\mu$ m<sup>2</sup> emitter DHBTs with  $T_B = 20$  nm and  $T_B = 15$  nm. The base transit time extraction results in  $\tau_{\rm B}$  = 119 fs for  $T_{\rm B}$  = 20 nm and  $\tau_{\rm B}$  = 73 fs for  $T_{\rm B}$  = 15 nm

However, reducing the base thickness also affects the base resistance  $R<sub>B</sub>$ : The intrinsic and extrinsic base resistances are increasing when the base thickness is reduced. The reason for this is that  $R_{B,I}$  and  $R_{B,E}$  are dependent on the base sheet resistance  $R_{\rm SH}$ , as stated in the Eqn. 2.10 - 2.13. The base sheet resistance can be described by the following expression

$$
R_{\rm SH} = \frac{1}{q \int_0^{T_{\rm B}} \mu_{\rm n}(x) N_{\rm B}(x) dx},\tag{4.2}
$$

where  $N_B$  is the base doping and  $\mu_n$  is the electron mobility. The doping profile and the doping level were previously optimized and discussed in detail in other theses in our group [36]. Hence, the base doping was kept unchanged for both transistor structures. Therefore, by decreasing the base thickness  $T_{\rm B}$ , the sheet resistance  $R_{\rm SH}$  is increasing. As the  $f_{\rm MAX}$ 

	Base Layer $R_{\rm SH}$ $\lbrack \Omega / \square \rbrack$ $R_{\rm B}$ $\lbrack \Omega \rbrack$		$f_{MAX}$ [GHz]
$T_{\rm B} = 15$ nm	$1436 \pm 18$	$28 + 4$	$583 + 18$
$T_{\rm B} = 20$ nm	$1082 + 7$	$31 + 4$	$532 + 41$

**Table 4.3** The mean and standard deviation of the  $R_{\text{SH}}$ , total base resistance  $R_{\text{B}}$  and corresponding the  $f_\mathsf{MAX}$  for 0.25  $\times$  4.4  $\mu$ m<sup>2</sup>-emitter DHBTs with base thicknesses  $\mathcal{T}_\mathsf{B}$  of 15 nm and 20 nm



**Figure 4.8** Extrapolation of the  $f_{MAX}$  by single-pole transfer function fits for the 0.25  $\times$ 4.4  $\mu$ m<sup>2</sup> emitter DHBTs with  $T_B$  = 20 nm and  $T_B$  = 15 nm

is proportional to  $\sqrt{f_T/(R_B C_{BC})_{EFF}}$ , there is a tradeoff in the  $f_{MAX}$  improvement: Both  $f_{\rm T}$  and  $(R_{\rm B}C_{\rm BC})_{\rm EFF}$  are higher for thinner bases.

The sheet resistance and the calculated values of the total base resistance  $R_{\rm B}$  ( $R_{\rm B} = R_{\rm B,I} + R_{\rm B,E}$ ) as well as the corresponding  $f_{\rm MAX}$  are presented in Table 4.3. The comparison is made for the  $0.25 \times 4.4 \ \mu m^2$ emitter DHBTs with a base thickness  $T<sub>B</sub>$  of 15 and 20 nm. As expected,  $R_{\rm SH}$  is increasing for devices with a thinner base. However, the  $R_{\rm B}$  for both base thicknesses are comparable. A possible reason is that the base contact resistance  $R_{\text{B,C}}$  is much higher for the DHBTs with a 20 nm base, which is believed to originate from process related issues. As a consequence of the high base resistance, the  $f_{MAX}$  of the DHBTs with a base thickness of  $T_{\rm B} = 20$  nm is lower than the  $f_{\rm MAX}$  of the DHBTs with a 15 nm base. Extrapolations of the  $f_{\text{MAX}}$  at  $V_{\text{CE}} = 1.2 \text{V}$  for the devices with  $T_{\text{B}} =$ 20 nm and  $T_{\rm B} = 15$  nm are shown in Fig. 4.8. For the  $0.25 \times 4.4 \mu m^2$  emit-

ter DHBTs with the base thickness  $T_{\rm B} = 20$  nm and  $R_{\rm SH} = 1081 \pm 7 \Omega/\Box$ (epistructure described in Section 3.1),  $R_{\rm B}$  is  $\approx 20 \Omega$ . Assuming that  $C_{\rm BC}$ and the  $f_{\rm T}$  are constant and  $R_{\rm B}$  equals to 20  $\Omega$ , the value of the  $f_{\rm MAX}$ should be  $\approx 660$  GHz.

In conclusion, due to the reduced bulk recombination, the commonemitter current gain  $\beta$  increases with decreasing a  $T_\text{B}$  from 20 to 15 nm. Also, by decreasing the base thickness, the base transit time is reduced, thus enhancing the transit frequency. If the increased base resistance is outweighed by a higher  $f_{\text{T}}$ , the  $f_{\text{MAX}}$  can be improved as well.

### **4.3 Strong Base Grading**

The base transit time  $\tau_B$  is a significant part of the total emitter-collector delay  $\tau_{EC}$ . Therefore, reducing the  $\tau_B$  is essential for improving the  $f_T$ . The base transit time  $\tau_B$  for the DHBTs can be described by the following expression

$$
\tau_{\rm B} = \frac{T_{\rm B}}{v_{\rm B}} F_1 + \frac{T_{\rm B}^2}{2D_{\rm n}} F_2, \tag{4.3}
$$

where the parameters  $F_1$  and  $F_2$  are determined by the composition and doping profiles,  $T_{\text{B}}$  is the base layer thickness,  $v_{\text{B}}$  is the electron velocity at the base-collector heterointerface and  $D_n$  is the electron diffusivity [36, 76]. Hence, the composition and doping profiles in graded GaAsSb bases strongly affect both the DC and the RF device performance. In a previous dissertation [36], it was shown that DHBTs with linearly graded bases from  $GaAs_{0.6}Sb_{0.4}$  on the emitter side to  $GaAs_{0.4}Sb_{0.6}$  on the collector side demonstrate a higher  $f<sub>T</sub>$  in comparison to devices with a uniform GaAs<sub>0.61</sub>Sb<sub>0.39</sub> base. Figure 4.9 (a) shows the bandgap of  $GaAs_xSb_{1-x}$ as a function of the As content x at  $300 \text{ K}$ . By decreasing the As content along the width of the base  $T_{\text{B}}$ , the bandgap of GaAsSb is reduced. This is equivalent to a negative slope in the conduction band  $E_{\text{C}}$ . Therefore, by varying the composition across the GaAsSb base, a quasi-electric field  $\xi_{\rm B}$  is induced:

$$
\xi_{\rm B} = q^{-1} \cdot \frac{dE_{\rm C}}{dz}.\tag{4.4}
$$

The quasi-electric field pushes electrons towards the collector, and thus reduces the base transit time  $\tau_{\rm B}$ . In this Section, the influence of strong compositional grading across the GaAsSb base on the DHBT DC and RF performance was further investigated. The DHBTs were fabricated according to the method described in Section 3.5.2. Both device batches were fabricated in a single run in order to minimize experimental variations. In the comparison, the transistors with  $GaAs<sub>x</sub>Sb<sub>1-x</sub>$  bases with the As content x linearly graded from  $x = 0.6$  on the emitter side to  $x = 0.4$ on the collector side (Structure 1) and from  $x = 0.7$  on the emitter side to  $x = 0.3$  on the collector side (Structure 2) were used. The epitaxial layers of Structure 2 are presented in Fig. 4.9 (c). Structure 1 (conventional structure) is described in Section 3.1. In structure 2, the emitter consists of 15 nm of  $Ga_{y}In_{1-y}P$ , where the first 5 nm next to the base have a constant composition and the following 10 nm are linearly graded to  $y = 0$ . The intermediate  $n^+$  InP layer and the GaInAs cap were doped at densities of  $\sim 1.3 \times 10^{19}$  cm<sup>-3</sup> and  $\sim 3.8 \times 10^{19}$  cm<sup>-3</sup>, respectively. The DHBTs feature a 20-nm-thick  $\text{GaAs}_x\text{Sb}_{1-x}$  graded base, where the first 4 nm next to the emitter have a constant composition of  $x = 0.7$  and the following 11 nm are linearly graded from  $x = 0.6$  on the emitter side to  $x = 0.3$ on the collector side. To exclude the effect of the doping on the DHBTs performance, the doping profile and the average doping are similar for both structures:  $N_{\text{B AV}} \approx 1 \times 10^{20} \text{ cm}^{-3}$  with  $R_{\text{SH}} \approx 1050 \pm 10 \Omega/\square$ . The simulated band structure of DHBTs at equilibrium with a  $GaAs<sub>0.6</sub>Sb<sub>0.4</sub>$  $GaAs<sub>0.4</sub>Sb<sub>0.6</sub>$  base and a  $GaAs<sub>0.7</sub>Sb<sub>0.3</sub>-GaAs<sub>0.3</sub>Sb<sub>0.7</sub>$  base is shown in Fig. 4.9. (b). For the DHBT structure with stronger base grading, the slope of the conduction band is steeper, therefore the induced quasi-electric field  $\xi_{\rm B}$  is larger.

Fig. 4.10 (a) shows the comparison of the mean and the standard deviation of the common-emitter current gain  $\beta$  at  $V_{BC} = 0$  V. The comparison is done for DHBTs featuring an  $0.20 \times 4.4 \mu m^2$  emitter area and QDHBTs with a  $20 \times 30 \ \mu m^2$  emitter area. Fig. 4.10 (b) presents the dependence of the common-emitter current gain  $\beta$  on the collector current density  $J_{\rm C}$  at  $V_{\text{BC}} = 0 \,\text{V}$  for DHBTs featuring a  $0.20 \times 4.4 \,\mu\text{m}^2$  emitter area and QD-HBTs featuring a  $20 \times 30 \mu m^2$  emitter area. The common-emitter current gain  $\beta$  is lower for the transistors with the stronger base grading. Potential reasons for this fact is a lower collector current  $I_{\rm C}$  due to a larger bandgap  $\Delta E_G$  for the As-rich transistors, and/or transport impediments associated with the stronger grading.





**Figure 4.9** (a) The room-temperature bandgap of  $GaAs_xSb_1$  *x* versus the As mole fraction *x*. The squares show the bandgap of strained GaAsSb grown on InP in our laboratory. The solid line is a fit to the experimental data given by  $E_G(x) = 0.61 + 0.23x$ . The dashed line represents a fit to the bandgap energies of strained GaAsSb reported in [70] and the dotted line shows the bandgap of relaxed GaAsSb [77, 78]. Figure adapted from [36] (b) The simulated conduction and valence band for the DHBTs with an InP/Ga<sub>0.1</sub>In<sub>0.9</sub>P emitter and a GaAs<sub>*x*</sub>Sb<sub>1</sub> *x* base with As content varying from  $x = 0.7$  to  $x = 0.3$ , and from  $x = 0.6$ to  $x = 0.4$  (c) The epitaxial layer structures with the Ga<sub>0.1</sub> In<sub>0.9</sub>P/GaAs<sub>0.7</sub>Sb<sub>0.3</sub> emitter/base interface layer. The buffer and the substrate are not shown



**Figure 4.10** (a) The mean and the standard deviation of the current gain cutoff frequency of the DHBTs featuring a 0.20  $\times$  4.4  $\mu$ m<sup>2</sup> emitter area and QDHBTs featuring a 20  $\times$  30  $\mu$ m<sup>2</sup> emitter area with a  $GaAs_{0.6}Sb_{0.4}$  and a  $GaAs_{0.7}Sb_{0.3}$  base (b) Common-emitter current gain  $β$  versus the collector current density  $J_C$  at  $V_{BC} = 0$  V for DHBTs featuring a 0.20  $\times$  4.4  $\mu$ m<sup>2</sup> emitter area (c) The dependence of  $f<sub>T</sub>$  on the collector current  $I<sub>C</sub>$  for DHBTs featuring a GaAs<sub>0.6</sub>Sb<sub>0.4</sub> and a GaAs<sub>0.7</sub>Sb<sub>0.3</sub> base with the 0.20 $\times$ 4.4  $\mu$ m<sup>2</sup> emitter area (d) Extrapolation of the  $f_T$  by the single-pole transfer function fit of the DHBT featuring a GaAs<sub>0.6</sub>Sb<sub>0.4</sub> and a GaAs<sub>0.7</sub>Sb<sub>0.3</sub> base with a 0.20  $\times$  4.4  $\mu$ m<sup>2</sup> emitter area



**Figure 4.11** (a) Band diagram at the GaAsSb/InP interface showing the alignment for the Γ- and *L*-valleys. Figure adapted from [37] (b) Approximate values of Δ*E*<sub>ΓL</sub> for GaAs, GaAs<sub>0.5</sub>Sb<sub>0.5</sub> and GaSb. The values are taken from [49, 79] (c) Fraction of electrons in the L-valley versus electron density for GaAsSb with Γ-L separations of 128 meV and 196 meV (d) Average velocity of electrons injected into a 20 nm thick slab of GaAsSb versus the electron density for Γ-L separations of 128 meV and 196 meV. Figures (c) and (d) are adapted from [79]

The dependence of the  $f<sub>T</sub>$  on the collector current for the DHBTs with a  $GaAs_{0.6}Sb_{0.4}$  and a  $GaAs_{0.7}Sb_{0.3}$  base is shown in Fig. 4.10 (c). The DHBTs feature an  $0.20 \times 4.4 \mu m^2$  emitter area. Fig. 4.10 (d) shows the extrapolation of  $f_T$  with either a  $GaAs_{0.6}Sb_{0.4}$  or a  $GaAs_{0.7}Sb_{0.3}$  base. By increasing the compositional grading in the  $GaAs<sub>x</sub>Sb<sub>1−x</sub>$  base from  $x: 0.6 \rightarrow 0.4$  to  $x: 0.7 \rightarrow 0.3$ , the peak  $f_{\rm T}$  decreases from 480 to 464 GHz, though the quasi-electric field  $\xi_B$  increasing. Moreover, at low  $I_C$ , As-rich DHBTs have a higher  $f_T$  (dashed circle 1.) but as  $I_C$  increases, the  $f_T$ of the DHBTs with weaker grading takes over (dashed circle 2.). A possible explanation for this discrepancy is that the GaAsSb has low-lying upper energy valleys: The energy separation between  $\Gamma$  and  $\Gamma$  valleys  $\Delta E_{\Gamma L}$  is  $\approx 0.128 \text{ eV}$  for the GaAs<sub>0.5</sub>Sb<sub>0.5</sub> at a p-type doping of  $N_B \approx$  $1 \times 10^{20}$  cm<sup>-3</sup> [79]. In the Γ-valleys between the GaAsSb base and the InP collector, there is a step down, and thus the electron velocity is enhanced due to an energy launcher at the base-collector junction. As for the L valleys, electrons at the GaAsSb/InP heterointerface suffer from the electron blocking effect, due to a type I band alignment, as shown in Fig. 4.11 (a) Thus, L-valley electrons in the GaAsSb base are not likely to be transferred to the InP collector. The electrons which cannot travel into the collector are reflected back to the base. Even when the material conduction bands at the heterointerface are aligned, the effective mass difference between GaAsSb and InP in the Γ valley produces a velocity mismatch that induces some reflection. However, the reflection in the  $\Gamma$  valley is much smaller in comparison to the  $L$ -valley. In Fig. 4.11 (b), the approximate values of  $\Delta E_{\Gamma L}$  are given. The energy separation of  $\Delta E_{\Gamma L}$  is increasing with an increasing As content in the  $GaAs_xSb_{1-x}$  base. Therefore, the DHBTs with a base grading from  $x: 0.6 \rightarrow 0.4$  have less electrons blocked at the the L-valley than the devices with the base grading of  $x: 0.7 \to 0.3$ . Moreover, the effective mass of electrons in the L-valleys is much higher than in the Γ-valley, which means their mean free path and mobility are much lower [49]. Both of those factors lead to an increased base transit time, and thus to a reduced  $f_T$ . Hence, as shown in Fig. 4.10 (c) at low  $I_{\rm C}$ , the quasi-electric field  $\xi_{\rm B}$  is larger for the As-rich DHBTs, and thus  $f_{\rm T}$ is higher (dashed circle 1.). As  $I_{\rm C}$  increases, the  $f_{\rm T}$  of the DHBTs with weaker grading takes over (dashed circle 2.) due to a smaller fraction of the electrons in the L-valley.

Full-band quantum transport simulations were performed in collaboration with the Integrated Systems Laboratory at ETH Zürich in order to investigate the effect of the energy separation between the  $\Gamma$  and  $L$  valleys on the electron transfer properties at the GaAsSb/InP heterointerface [79]. Figure 4.11 (c) and (d) agrees well with results presented in Fig. 4.10. The simulation results show a significant increase in the electron population in the L-valley when the  $\Gamma$ -L energy separation is shortened, which leads to a significant reduction of the electron velocity in the GaAsSb base.

In conclusion, the composition gradient of the GaAsSb base generates a quasi-electric field that was found to strongly affect both  $\beta$  and the  $f_{\rm T}$  [36]. However, maximizing the composition gradient of the GaAsSb base appears to cause a considerable fraction of the electrons to populate the L-valley [49]. Thus, the base transit time is increasing and the  $f<sub>T</sub>$  is decreasing. It was demonstrated that the As content in the base needs to stay at a high average level in order to avoid an injection of the electrons into the upper energy valleys.

### 84 OPTIMIZATION OF THE DHBT EPITAXIAL LAYER STRUCTURE



## Conclusions

### **5.1 Summary of Results**

During the course of this PhD thesis, the high-frequency performance of InP/GaAsSb DHBTs was improved: Two consecutive records for the highest  $f_{MAX}$  in InP/GaAsSb-based DHBTs were archived. The efforts were firstly focused on developing a novel fabrication process while maintaining reproducibility and a high yield in device fabrication. Secondly, the epitaxial layer structure was optimized in order to further extend the transistor RF bandwidth.

The most important achievements are summarized below:

• The first InP/GaAsSb DHBT with an  $f_{MAX}$  exceeding 700 GHz was achieved by decreasing the base contact resistivity. Compared with the conventional fabrication process, a reduction in the  $(R_{\rm B}C_{\rm BC})_{\rm EFF}$ time constant by a factor of two was observed. Assuming that all other components remain unchanged, a fourfold reduction in the base contact resistance was achieved. The device was fabricated with the base Ar sputtering method with a  $0.30 \times 4.4 \mu m^2$  emitter area. The base and collector current ideality factors are  $n_B = 1.53$  and  $n_C =$ 1.04, respectively. The peak common-emitter current gain is  $\beta = 11$ with  $V_{BC} = 0$  V. The common-emitter breakdown voltage  $BV_{\text{CEO}}$  is more than 5 V at a collector current density of  $J_{\rm C} = 1 \text{ kA/cm}^2$ . The

improved device shows an  $f_{MAX}$  that was 100 GHz higher than those previously reported with the same epitaxial layer structure [48].

- The first InP/GaAsSb DHBTs with a record  $f_{\text{MAX}}$  of 779 GHz with a simultaneous  $f_{\rm T} = 503 \,\text{GHz}$  at  $V_{\rm CE} = 1.0 \,\text{V}$  was demonstrated. To the best of our knowledge, this is the highest  $f_{MAX}$  achieved to date for GaAsSb-based DHBTs. The record device featured a  $0.20 \times 4.4 \mu m^2$  emitter area and a  $0.40 \times 5.5 \mu m^2$  collector area. The base and collector ideality factors are  $n<sub>B</sub> = 1.43$  and  $n<sub>C</sub> = 1.02$ . The peak common-emitter current gain  $\beta$  is 17 with  $V_{BC} = 0$  V. The common-emitter current-voltage characteristics demonstrate a low offset voltage of  $\approx 50 \,\mathrm{mV}$ . The common-emitter breakdown voltage is  $BV_{\text{CEO}} \approx 5 \,\text{V}$  at a collector current density of  $J_{\text{C}} = 1 \,\text{kA/cm}^2$ . The improved self-aligned base contact formation process reduced the base access distance  $W_{\text{GAP}}$  from 60 to 30 nm compared to results previously reported by our group [48, 51]. Additionally, the reduction of the base access distance resulted in a narrower basecollector mesa, leading to a reduced base-collector capacitance. The combination of lower base access resistance and base-collector capacitance led to significant increases in both the  $f_{\rm T}$  and the  $f_{\rm MAX}$ . The improved high-frequency performance was achieved by a combination of Ar sputtering and wet etching in a self-aligned emitter formation process.
- The reproducibility of the device fabrication was improved by means of optimization of two fabrication steps: Firstly, the emitter Ar sputtering was substituted with emitter ion milling. The achieved base access distance and the resulting high-frequency performance are comparable to the results achieved using the emitter Ar sputtering method. The developed method is a highly reproducible and stable process. Therefore, the fabricated devices demonstrate a higher yield and a greater manufacturability. Secondly, the boned-shaped emitter was optimized in order to support a well-controlled emitter end undercut etching. The optimized, boned-shape emitter has a bone angle of  $A_{\text{E},\text{B}} = 30^{\circ}$  and a bone width of  $W_{\text{E},\text{B}} = 800 \text{ nm}$ . As a result, the emitter end undercut has a width of  $\approx 200 \text{ nm}$  per end. The repeatable and reproducible emitter end undercut improves the yield

of the fabricated devices and prevents the degradation of the highfrequency device performance by keeping the  $A_{\rm C}/A_{\rm E}$  ratio constant for the fixed emitter electrode length.

- $\bullet\,$  The open-base collector-to-emitter breakdown voltage  $BV_{\rm CEO}$  was improved by passivating the base-collector mesa with a conformal  $\sin x$  layer [11]. The  $\sin x$  passivation layer seems to reduce the surface state charge density on the InP semiconductor surface and therefore to increase the breakdown. This effect is associated with the Fermi level position at the  $\sinh(x)/\ln P$  interface: It is near the mid-gap level, and thus no electron accumulation layer formed at the interface [61]. An additional advantage of the passivation is that the  $\text{SiN}_x$  layer provides a mechanical support to the overhanging ledge of the base semiconductor layer with the base metal contact posts. This enables underetching the extrinsic collector material, and thus reducing the base-collector capacitance. For the devices with an  $A_{\rm E}$  $= 0.25 \times 4.4 \mu m^2$  and a base contact width of  $W_{\text{B C}} = 0.35 \mu m$ , the  $BV_{\text{CEO}}$  was increased from 3.6 to 4.1 V by the  $\text{SiN}_x$  base-collector junction passivation. Extrapolations based on single-pole fits yield an  $f_{\text{MAX}} = 696 \text{ GHz}$  with a simultaneous  $f_{\text{T}} = 476 \text{ GHz}$  at  $V_{\text{CE}} =$ 1.0 V. The  $f_{\rm T} \times BV_{\rm CEO}$  product thus exceeds 1950 GHz-V.
- For the DHBTs featuring a 10% and a 27% Ga content in the emitter layer, a similar emitter-size effect was observed. Therefore, in terms of scalability, devices with different Ga content are comparable. However, the  $Ga_{0.27}In_{0.73}P$  emitter shows a lower recombination current density in comparison to the  $Ga<sub>0.1</sub>In<sub>0.9</sub>P$  emitter. This can be explained by the higher injection velocity due to the larger electron launcher at the  $Ga_{0.27}In_{0.73}P/GaAs_{0.7}Sb_{0.3}$  base/emitter interface. Therefore, a  $Ga_{0.27}In_{0.73}P$  emitter yields in a higher  $f_T$  as well as in a higher  $\beta$  compared to a  $Ga_{0.1}In_{0.9}P$  emitter. Thus, the high-speed performance of the transistor as well as the common-emitter current gain are improved via hot electron injection at the emitter/base interface. An exceptionally high  $f<sub>T</sub>$  of 511 GHz was achieved for the devices with a  $Ga_{0.27}In_{0.73}P$  emitter and with a  $0.20 \times 4.4 \text{ }\mu\text{m}^2$ emitter area.
- The influence of the base thickness reduction on DC and RF perfor-

mance of the DHBTs was investigated. Firstly, it was found that the common-emitter current gain  $\beta$  increases with decreasing  $T_{\rm B}$  from 20 to 15 nm. The improvement in  $\beta$  is attributed to the reduced bulk recombination. Secondly, the base transit time and collector delay time were extracted from the SSEC measurements for the DHBTs with the  $0.20 \times 4.4 \mu m^2$  emitter area. By decreasing the base thickness from 20 to 15 nm, the base transit time was reduced by 46 fs when the collector delay time was unchanged. By reducing the base thickness from 20 to 15 nm, the  $f<sub>T</sub>$  increases from 418 to 495 GHz, which agrees well with the decrease observed in the in the  $\tau_{\text{B}}$ . Finally, if the increased base resistance is outweighed by a higher  $f<sub>T</sub>$ , the  $f_{MAX}$  can be improved as well.

## **5.2 Outlook**

The ETHZ Millimeter Wave Electronic group has been working on highspeed InP/GaAsSb DHBTs since 2006. Since then, the  $f_T/f_{MAX}$  was improved from  $\approx 400/300 \text{ GHz}$  to 503/780 GHz. The main goal of the project is to reach an  $f_{\text{MAX}}$  in excess of 1 THz with a simultaneous  $f_{\text{T}}$ in excess of 0.5 THz. THz bandwidth transistors could be achieved by optimizing four key factors:

**Device Scaling:** Further improvements in the  $f_{\text{T}}$  and the  $f_{\text{MAX}}$ can be made by lateral as well as vertical device scaling. Lateral device scaling by reducing the  $W_{\text{GAP}}$  (presented in Section 3.5.3) yielded a two-fold decrease of the total base resistance and led to a significant improvement of the  $f_{\text{MAX}}$ . In order to reduce the  $W_{\text{GAP}}$ from 20 to less than 10 nm, an alternative fabrication approach needs to be developed. Options include emitter sidewall spacers [4, 80] and T-shaped emitter electrodes [81]. Vertical profile scaling of the base and collector layers is expected to provide an additional substantial improvement of the high frequency performance. Reducing the base thickness from 20 to 15 nm as well as using a thinner collector of 75 instead of 125 nm decreases the total emitter-collector delay  $\tau_{EC}$  by  $\approx 80$  fs. Therefore, it yields a significant improvement of both  $f<sub>T</sub>$  and  $f_{MAX}$ .

Base Grading Optimization: The doping and composition gradients of the GaAsSb base generate a quasi-electric field that was found to profoundly affect both  $\beta$  and the  $f_T$  [36]. However, maximizing the composition gradient of the GaAsSb base causes a considerable fraction of the electrons to populate the  $L$ -valley [49]. Thus, the base transit time increases and the  $f<sub>T</sub>$  decreases, as discussed in Section 4.1. Therefore, the base composition needs to be investigated more thoroughly in order to improve the DHBTs' figures-of-merit. Especially, the question of the Γ-L separation in the conduction band of the base material needs to be taken into consideration. Two ways to compositionally grade the base material appear to be promising and should hence be pursued: Firstly, the composition gradient of the GaAsSb base could be further refined (for example linear grading the GaAs<sub>x</sub>Sb<sub>1−x</sub> base from  $x = 0.7$  on the emitter side to  $x = 0.4$  or 0.5 on the collector side). Secondly, adding In to the GaAsSb base material yielded a  $f<sub>T</sub>$  that is comparable to a device with a constant GaAsSb base [37]. Therefore, a graded GaInAsSb base is expected to significantly improve the  $f_{\text{T}}$ , and thus the  $f_{\text{MAX}}$ .

Heat Dissipation: Device self-heating has a strong negative effect on the DC and RF performance of the transistors [37]. It causes a degradation of all the figures-of-merit and can permanently damage the device. Moreover, reducing the self-heating effect enables operating the devices at higher power densities and at elevated temperatures. Therefore, self-heating requires very serious and careful consideration. One approach to reduce the negative temperature influence on the DHBT operation is to use a thinner collector pedestal as well as a thinner collector contact layer. In this case, most of the heat produced by the electrons injected into the collector will be dissipated in the InP buffer. Additionally, in order to enhance heat dissipation, thinning down the InP substrate together with metallizing the sample backside seems to be a promising approach to reduce the DHBT self-heating.

Manufacturability: High-speed InP/GaAsSb DHBTs are very promising candidates for integrated millimeter-wave circuits. However, the reproducibility of the current fabrication process needs to be improved. A major reason for the low yield is the asymmetry of the devices. This is caused by two factors: Firstly, there is a large deviation of the base access distance caused by the limited mechanical precision of the electron beam evaporation system. Secondly, the base contact pad has an asymmetric shape, which leads to an uneven undercut of the collector mesa. Resolving these issues will improve the device manufacturability and fabrication yield, therefore making the ultra-high-speed InP/GaAsSb DHBT technology more mature and commercially attractive.

# List of Figures







#### 94 LIST OF FIGURES



tion fits . 49

- 3.17 (a) Schematic of the ion milling system. Legend: 1. Cathode 2. Anode 3. Focusing Coil 4. Accelerating electrode 5. Hot filament neutralizer 6. Substrate holder (b) An example of the SIMS data coming from a sample as its ion milled. The epitaxial layers are (from top to bottom): GaInAs/InP. The goal was to stop the etch process after etching the GaInAs layer and over-etching into the InP layer 50
- 3.18 SEM images of the resulting emitter mesa after ion milling of 50 (a.1), 60 (b.1) and 70 (c.1) nm of the GaInAs/InP emitter thickness. The ion milling is followed by isotropic wet etching of the remaining InP using an  $HCl/H_3PO_4$  solution (Fig. (a.2), (b.2) and (c.2))  $\ldots \ldots \ldots \ldots \ldots 51$
- 3.19 SEM images of the cross-section of the ion milled samples (a) accelerating voltage 150 V, etching thickness 60 nm (b) accelerating voltage 250 V, etching thickness 50 nm (c) accelerating voltage 250 V, etching thickness 60 nm (d) accelerating voltage 250 V, etching thickness 70 nm (e.1)-(e.3) A schematic of the pillar profile formation process is depicted: The pillars are formed after the ion milling  $(e, 2)$  and they consist of the InP layer with the GaInAs caps. After the remaining InP is etched using an  $HCl/H_3PO_4$  solution, the GaInAs residuals (the caps of the pillars) are left or transferred on the surface of the sample (Fig.  $3.19$  (e.3))..... 53
- 3.20 (a)-(b) SEM images of the emitter mesa etched with a combination of ion milling, wet etching using an  $H_3PO_4/H_2O_2/DI$  solution and wet etching using an  $HCl/H_3PO_4$  solution ((a) Ion milling depth 50 nm (b) Ion milling depth 70 nm)  $(c)-(d)$  SEM images of the emitter mesa etched with combination of ion milling, ICP etching using  $O_2$  plasma and wet etching using an  $HCl/H_3PO_4$  solution ((c) Ion milling depth 50 nm (d) Ion milling depth 70 nm) . 54
- 3.21 SEM images of the emitter mesa etched in combination of the ion milling, the ICP etching using  $\rm CH_4/Ar/Cl_2/H_2$  gas mixture and the wet etching using  $HCl/H_3PO_4$  solution (a) Ion milling depth 70 nm (b) Ion milling depth  $50 \text{ nm} \dots$  . . . . 55



from [70, 71] as a function of the As content  $x$  in GaAsSb with the Ga content  $y$  in GaInP as a parameter . . . . . . . 67

- 4.2 Simulated equilibrium band diagram of a DHBT with an epitaxial layer structure as described in Fig. 4.1 (shown without the InP collector, buffer and substrate)  $Ga_yIn_{1-y}P/GaAs_{0.7}Sb_{0.3}$  and  $Ga_yIn_{1-y}P/GaAs_{0.7}Sb_{0.3}$  . . 68
- 4.3 (a) Common-emitter current gain  $\beta$  versus the collector current density  $J_{\text{C}}$  at  $V_{\text{BC}} = 0 \text{V}$  for DHBTs featuring a  $0.25 \times 4.4 \mu m^2$  emitter area and QDHBTs featuring a  $20 \times 30 \mu m^2$  emitter area (b) The ratio of  $J_C/\beta$  plotted versus  $P_{\rm E}/A_{\rm E}$  at  $J_{\rm C}$ =10<sup>4</sup> A/cm<sup>2</sup> for DHBTs with Ga<sub>0.1</sub>In<sub>0.9</sub>P and  $Ga_{0.27}In_{0.73}P$  emitters (c) Left: The mean deviation of the base ideality factor of the DHBTs with 10 and 27% Ga content in the emitter layer featuring the  $0.20 \times 4.4 \text{ }\mu\text{m}^2$ emitter area. Right: The mean deviation of the current gain cutoff frequency of the DHBTs featuring the  $0.20 \times 4.4 \text{ }\mu\text{m}^2$ emitter area and QDHBTs featuring the  $20\times30~\mu$ m<sup>2</sup> emitter area with 10 and 27% Ga content in the emitter layer . . . 69
- 4.4 (a) The dependence of  $f<sub>T</sub>$  on the collector current  $I<sub>C</sub>$  for DHBTs featuring a 10 and a 27% Ga content in the emitter layer with the  $0.20 \times 4.4 \mu m^2$  emitter area (b) Extrapolation of the  $f<sub>T</sub>$  by the single-pole transfer function fit of the DHBT featuring  $Ga_0 \gamma_7 In_0 \gamma_3$ P emitter with the  $0.20 \times 4.4 \mu m^2$  emitter area. Inset table: Individual contributions of the base transit time and collector delay time to the total delay time calculated from the extracted smallsignal equivalent circuit . 71
- 4.5 The epitaxial layer structures with a 20 nm (Structure 1) and a 15 nm (Structure 2) base layer thickness. The InP collector, the buffer and the substrate are not shown . . . . 73
- 4.6 The mean and the standard deviation of the current gain cutoff frequency of the DHBTs featuring the  $0.20 \times 4.4 \text{ }\mu\text{m}^2$ emitter area and QDHBTs featuring a  $20 \times 30 \mu m^2$  emitter area with a 15 and a 20 nm base layer thickness . . . . . . . 74
- 4.7 Extrapolation of the  $f<sub>T</sub>$  by single-pole transfer function fits for the  $0.25 \times 4.4 \mu m^2$  emitter DHBTs with  $T_B = 20 \text{ nm}$ and  $T_{\rm B} = 15$  nm. The base transit time extraction results in  $\tau_B = 119$  fs for  $T_B = 20$  nm and  $\tau_B = 73$  fs for  $T_B = 15$  nm 75



- 4.9 (a) The room-temperature bandgap of  $GaAs<sub>x</sub>Sb<sub>1-x</sub>$  versus the As mole fraction  $x$ . The squares show the bandgap of strained GaAsSb grown on InP in our laboratory. The solid line is a fit to the experimental data given by  $E_{\mathcal{G}}(x) =$  $0.61+0.23x$ . The dashed line represents a fit to the bandgap energies of strained GaAsSb reported in [70] and the dotted line shows the bandgap of relaxed GaAsSb [77, 78]. Figure adapted from [36] (b) The simulated conduction and valence band for the DHBTs with an  $\text{InP/Ga}_{0.1}\text{In}_{0.9}\text{P}$  emitter and a  $GaAs_xSb_{1-x}$  base with As content varying from  $x = 0.7$  to  $x = 0.3$ , and from  $x = 0.6$  to  $x = 0.4$  (c) The epitaxial layer structures with the  $Ga_{0.1}In_{0.9}P/GaAs_{0.7}Sb_{0.3}$  emitter/base interface layer. The buffer and the substrate are not shown 79
	-

4.10 (a) The mean and the standard deviation of the current gain cutoff frequency of the DHBTs featuring a  $0.20 \times 4.4 \text{ }\mu\text{m}^2$ emitter area and QDHBTs featuring a  $20 \times 30 \mu m^2$  emitter area with a  $GaAs<sub>0.6</sub>Sb<sub>0.4</sub>$  and a  $GaAs<sub>0.7</sub>Sb<sub>0.3</sub>$  base (b) Common-emitter current gain  $\beta$  versus the collector current density  $J_C$  at  $V_{BC} = 0$ V for DHBTs featuring a  $0.20 \times 4.4 \mu m^2$  emitter area (c) The dependence of  $f_T$  on the collector current  $I_{\rm C}$  for DHBTs featuring a  $\rm GaAs_{0.6}Sb_{0.4}$ and a  $GaAs_{0.7}Sb_{0.3}$  base with the  $0.20 \times 4.4 \mu m^2$  emitter area (d) Extrapolation of the  $f<sub>T</sub>$  by the single-pole transfer function fit of the DHBT featuring a  $GaAs<sub>0.6</sub>Sb<sub>0.4</sub>$  and a GaAs<sub>0.7</sub>Sb<sub>0.3</sub> base with a  $0.20 \times 4.4 \mu m^2$  emitter area . . . 80


## 100 LIST OF FIGURES

# List of Tables



## 102 LIST OF TABLES

## Bibliography

- [1] L. Feng, X. Zhang, M. Liao, S. Wang, J. Cong, and Y. Cui, "High speed electrically-controlled terahertz modulator," Superlattices and Microstructures, vol. 79, pp. 72 – 78, 2015.
- [2] M. Seo, J. Hacker, M. Urteaga, A. Skalare, and M. Rodwell, "A 529 GHz dynamic frequency divider in 130 nm InP HBT process," IEICE Electronics Express, vol. 12, no. 3, pp. 20141118–20141118, 2015.
- [3] M. Feng and W. Snodgrass, "InP pseudormorphic heterojunction bipolar transistor (PHBT) with  $f<sub>T</sub> > 750 GHz$ ," in Indium Phosphide Related Materials, 2007. IPRM '07. IEEE 19th International Conference on, pp. 399–402, 2007.
- [4] V. Jain, E. Lobisser, A. Baraskar, B. J. Thibeault, M. J. W. Rodwell, Z. Griffith, M. Urteaga, D. Loubychev, A. Snyder, Y. Wu, J. M. Fastenau, and W. K. Liu, "InGaAs/InP DHBTs in a dry-etched refractory metal emitter process demonstrating simultaneous  $f_{\rm T}/f_{\rm MAX}$ 430/800 GHz," Electron Device Letters, IEEE, vol. 32, no. 1, pp. 24– 26, 2011.
- [5] P. Chakraborty, A. Cardoso, B. Wier, A. Omprakash, J. Cressler, M. Kaynak, and B. Tillack, "A 0.8 THz  $f_{MAX}$  SiGe HBT operating at 4.3 K," Electron Device Letters, IEEE, vol. 35, pp. 151–153, Feb 2014.
- [6] B. Geynet, P. Chevalier, B. Vandelle, F. Brossard, N. Zerounian, M. Buczko, D. Gloria, F. Aniel, G. Dambrine, F. Danneville, D. Dutartre, and A. Chantre, "SiGe HBTs featuring  $f_T > 400$  GHz at room temperature," in Bipolar/BiCMOS Circuits and Technology Meeting, 2008. BCTM 2008. IEEE, pp. 121–124, 2008.
- [7] B. Heinemann, R. Barth, D. Bolze, J. Drews, G. G. Fischer, A. Fox, O. Fursenko, T. Grabolla, U. Haak, D. Knoll, R. Kurps, M. Lisker, S. Marschmeyer, H. R¨ucker, D. Schmidt, J. Schmidt, M. A. Schubert, B. Tillack, C. Wipf, D. Wolansky, and Y. Yamamoto, "SiGe HBT technology with  $f_T/f_{\text{max}}$  of 300 GHz/500 GHz and 2.0 ps CML gate delay," in Electron Devices Meeting (IEDM), 2010 IEEE International, pp. 30.5.1–30.5.4, 2010.
- [8] P. Chevalier, T. Meister, B. Heinemann, S. Van Huylenbroeck, W. Liebl, A. Fox, A. Sibaja-Hernandez, and A. Chantre, "Towards THz SiGe HBTs," in Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 2011 IEEE, pp. 57–65, Oct 2011.
- [9] P. Siegel, "Terahertz technology," Microwave Theory and Techniques, IEEE Transactions on, vol. 50, pp. 910–928, Mar 2002.
- [10] J. Pekarik, J. Adkisson, P. Gray, Q. Liu, R. Camillo-Castillo, M. Khater, V. Jain, B. Zetterlund, A. DiVergilio, X. Tian, A. Vallett, J. Ellis-Monaghan, B. Gross, P. Cheng, V. Kaushal, Z. He, J. Lukaitis, K. Newton, M. Kerbaugh, N. Cahoon, L. Vera, Y. Zhao, J. Long, A. Valdes-Garcia, S. Reynolds, W. Lee, B. Sadhu, and D. Harame, "A 90 nm SiGe BiCMOS technology for mm-wave and high-performance analog applications," in Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 2014 IEEE, pp. 92–95, Sept 2014.
- [11] J. Rode, H.-W. Chiang, P. Choudhary, V. Jain, B. Thibeault, W. Mitchell, M. Rodwell, M. Urteaga, D. Loubychev, A. Snyder, Y. Wu, J. Fastenau, and Liu, "Indium phosphide heterobipolar transistor technology beyond 1-THz bandwidth," Electron Devices, IEEE Transactions on, vol. PP, no. 99, pp. 1–1, 2015.
- [12] M. Seo, M. Urteaga, J. Hacker, A. Young, A. Skalare, R. Lin, and M. Rodwell, "A 600 GHz InP HBT amplifier using cross-coupled

feedback stabilization and dual-differential power combining," in Microwave Symposium Digest (IMS), 2013 IEEE MTT-S International, pp. 1–3, June 2013.

- [13] M. Urteaga, M. Seo, J. Hacker, Z. Griffith, A. Young, R. Pierson, P. Rowell, A. Skalare, V. Jain, E. Lobisser, and M. Rodwell, "InP HBTs for THz frequency integrated circuits," in Compound Semiconductor Week (CSW/IPRM), 2011 and 23rd International Conference on Indium Phosphide and Related Materials, pp. 1–4, May 2011.
- [14] E. Lobisser, J. C. Rode, V. Jain, H.-W. Chiang, A. Baraskar, W. J. Mitchell, B. J. Thibeault, M. J. W. Rodwell, M. Urteaga, D. Loubychev, A. Snyder, Y. Wu, J. M. Fastenau, and A. W. K. Liu, "In-GaAs/InP DHBTs with emitter and base defined through electronbeam lithography for reduced  $C_{cb}$  and increased RF cut-off frequency," *physica status solidi (c)*, vol. 10, no. 5, pp. 769–772, 2013.
- [15] V. Jain, J. C. Rode, H.-W. Chiang, A. Baraskar, E. Lobisser, B. J. Thibeault, M. Rodwell, M. Urteaga, D. Loubychev, A. Snyder, Y. Wu, J. M. Fastenau, and W. K. Liu, "1.0 THz  $f_{MAX}$  InP DHBTs in a refractory emitter and self-aligned base process for reduced base access resistance," in Device Research Conference (DRC), 2011 69th Annual, pp. 271–272, 2011.
- [16] M. Urteaga, R. Pierson, P. Rowell, V. Jain, E. Lobisser, and M. J. W. Rodwell, "130nm InP DHBTs with  $f_T > 0.52$  THz and  $f_{MAX} >$ 1.1 THz," in Device Research Conference (DRC), 2011 69th Annual, pp. 281–282, 2011.
- [17] Z. Griffith, E. Lind, M. J. Rodwell, X.-M. Fang, D. Loubychev, Y. Wu, J. Fastenau, and A. Liu, "Sub-300 nm InGaAs/InP type-I DHBTs with a 150 nm collector, 30 nm base demonstrating 755 GHz  $f_{MAX}$  and 416 GHz  $f_T$ ," in Indium Phosphide Related Materials, 2007. IPRM '07. IEEE 19th International Conference on, pp. 403–406, May 2007.
- [18] M. Ohkubo, A. Iketani, T. Ijichi, and T. Kikuta, "InGaAs/InP doubleheterojunction bipolar transistors with step graded InGaAsP between InGaAs base and InP collector grown by metalorganic chemical

vapor deposition," Applied Physics Letters, vol. 59, no. 21, pp. 2697– 2699, 1991.

- [19] M. W. Dvorak, C. R. Bolognesi, O. J. Pitts, and S. P. Watkins, "300 GHz InP/GaAsSb/InP double HBTs with high current capability and  $BV_{\text{CEO}} \geq 6V$ ," *Electron Device Letters, IEEE*, vol. 22, no. 8, pp. 361– 363, 2001.
- [20] M. Alexandrova, R. Flückiger, R. Lövblom, O. Ostinelli, and C. Bolognesi, "GaAsSb-based DHBTs with a reduced base access distance and  $f_{\rm T}/f_{\rm MAX} = 503/780 \,\rm GHz$ ," Electron Device Letters, IEEE, vol. 35, pp. 1218–1220, Dec 2014.
- [21] J. Rode, H.-W. Chiang, P. Choudhary, V. Jain, B. Thibeault, W. Mitchell, M. Rodwell, M. Urteaga, D. Loubychev, A. Snyder, Y. Wu, J. Fastenau, and A. Liu, "An InGaAs/InP DHBT with simultaneous  $f_{\rm T}/f_{\rm MAX}$  404/901 GHz and 4.3 V breakdown voltage," Electron Devices Society, IEEE Journal of the, vol. 3, pp. 54–57, Jan 2015.
- [22] M. J. W. Rodwell, M. Urteaga, T. Mathew, D. Scott, D. Mensa, Q. Lee, J. Guthrie, Y. Betser, S. C. Martin, R. P. Smith, S. Jaganathan, S. Krishnan, S. I. Long, R. Pullela, B. Agarwal, U. Bhattacharya, L. Samoska, and M. Dahlstrom, "Submicron scaling of HBTs," Electron Devices, IEEE Transactions on, vol. 48, no. 11, pp. 2606–2624, 2001.
- [23] M. J. W. Rodwell, M. Le, and B. Brar, "InP bipolar ICs: Scaling Roadmaps, Frequency Limits, Manufacturable Technologies," Proceedings of The IEEE, vol. 96, pp. 271–286, 2008.
- [24] N. Matine, M. W. Dvorak, J. L. Pelouard, F. Pardo, and C. R. Bolognesi, "InP in HBTs by vertical and lateral wet etching," in Indium Phosphide and Related Materials, 1998 International Conference on, pp. 195–198, 1998.
- [25] H. Kroemer, "Two integral relations pertaining to the electron transport through a bipolar transistor with a nonuniform energy gap in the base region," Solid-State Electronics, vol. 28, no. 11, pp. 1101 – 1103, 1985.
- [26] R. Bhat, W.-P. Hong, C. Caneau, M. A. Koza, C.-K. Nguyen, and S. Goswami, "InP/GaAsSb/InP and InP/GaAsSb/InGaAsP double heterojunction bipolar transistors with a carbon-doped base grown by organometallic chemical vapor deposition," Applied Physics Letters, vol. 68, no. 7, pp. 985–987, 1996.
- [27] C. R. Bolognesi, N. Matine, X. Xu, J. Hu, M. W. Dvorak, S. P. Watkins, and M. L. W. Thewalt, "Low-offset NpN InP-GaAsSb-InP double heterojunction bipolar transistors with abrupt interfaces and ballistically launched collector electrons," in Device Research Conference Digest, 1998. 56th Annual, pp. 30–31, 1998.
- [28] T. H. Windhorn, L. W. Cook, M. A. Haase, and G. E. Stillman, "Electron transport in InP at high electric fields," Applied Physics Letters, vol. 42, no. 8, pp. 725–727, 1983.
- [29] C. Bolognesi, N. Matine, M. Dvorak, X. Xu, J. Hu, and S. Watkins, "Non-blocking collector  $\text{InP/GaAs}_{0.51}/\text{Sb}_{0.49}/\text{InP}$  double heterojunction bipolar transistors with a staggered lineup base-collector junction," Electron Device Letters, IEEE, vol. 20, pp. 155–157, April 1999.
- [30] H. G. Liu, O. Ostinelli, Y. P. Zeng, and C. R. Bolognesi, "Emitter-size effects and ultimate scalability of InP:GaInP/GaAsSb/InP DHBTs," Electron Device Letters, IEEE, vol. 29, no. 6, pp. 546–548, 2008.
- [31] Y. Zeng, R. Lövblom, O. Ostinelli, and C. R. Bolognesi, "(Ga,In)P emitter composition effect on the performance of (Ga,In)P/GaAsSb/InP DHBTs grown by MOCVD," Physica Status Solidi (c), vol. 7, no. 10, pp. 2490–2493, 2010.
- [32] O. Nakajima, K. Nagata, H. Ito, T. Ishibashi, and T. Sugeta, "Emitter-base junction size effect on current gain of AlGaAs/GaAs heterojunction bipolar transistors," Japanese Journal of Applied Physics, vol. 24, no. Part 2, No. 8, pp. L596–L598, 1985.
- [33] Y. S. Hiraoka, J. Yoshida, and M. Azuma, "Two-dimensional analysis of emitter-size effect on current gain for GaAlAs/GaAs HBT's," Electron Devices, IEEE Transactions on, vol. 34, no. 4, pp. 721–725, 1987.
- [34] N. Hayama and K. Honjo, "Emitter size effect on current gain in fully self-aligned AlGaAs/GaAs HBT's with AlGaAs surface passivation layer," Electron Device Letters, IEEE, vol. 11, pp. 388–390, Sept 1990.
- [35] Y. Miyamoto, J. Rios, A. Dentai, and S. Chandrasekhar, "Reduction of base-collector capacitance by undercutting the collector and subcollector in GaInAs/InP DHBTs," Electron Device Letters, IEEE, vol. 17, pp. 97–99, March 1996.
- [36] R. Lövblom, *Development of Sub-Millimeter-Wave InP/GaAsSb Dou*ble Heterojunction Bipolar Transistors. PhD thesis, ETH Zurich, 2014.
- [37] R. Flückiger, Monolithic Microwave Integrated Circuits Based on InP/GaAsSb Double Heterojunction Bipolar Transistors. PhD thesis, ETH Zurich, 2015.
- [38] Q. Lee, S. Martin, D. Mensa, R. Smith, J. Guthrie, and M. Rodwell, "Submicron transferred-substrate heterojunction bipolar transistors," Electron Device Letters, IEEE, vol. 20, pp. 396–398, Aug 1999.
- [39] T. Kraemer, F. Lenk, A. Maassdorf, H. Wuerfl, and G. Traenkle, "High yield transferred substrate InP DHBT," in Indium Phosphide Related Materials, 2007. IPRM '07. IEEE 19th International Conference on, pp. 407–408, May 2007.
- [40] T. Kraemer, M. Rudolph, F. Schmueckle, J. Wuerfl, and G. Traenkle, "InP DHBT process in transferred-substrate technology with  $f<sub>T</sub>$ and  $f_{MAX}$  over 400 GHz," Electron Devices, IEEE Transactions on, vol. 56, pp. 1897–1903, Sept 2009.
- [41] B. Sermage, J. Benchimol, and G. Cohen, "Carrier lifetime in p-doped InGaAs and InGaAsP," in Indium Phosphide and Related Materials, 1998 International Conference on, pp. 758–760, May 1998.
- [42] T. Won, S. Iyer, S. Agarwala, and H. Morkoc, "Collector offset voltage of heterojunction bipolar transistors grown by molecular beam epitaxy," Electron Device Letters, IEEE, vol. 10, pp. 274–276, June 1989.
- [43] B. Mazhari, G. Gao, and H. Morko, "Collector-emitter offset voltage in heterojunction bipolar transistors," Solid-State Electronics, vol. 34, no. 3, pp. 315 – 321, 1991.
- [44] S. McAlister, W. McKinnon, and R. Driad, "Interpretation of the common-emitter offset voltage in heterojunction bipolar transistors," Electron Devices, IEEE Transactions on, vol. 48, pp. 1745–1747, Aug 2001.
- [45] M. Rudolph, *Introduction to modeling HBTs*. Artech House, 2006.
- [46] W. Liu, D. Costa, and J. S. H. Jr, "Derivation of the emitter-collector transit time of heterojunction bipolar transistors," Solid-State Elec*tronics*, vol. 35, no. 4, pp.  $541 - 545$ , 1992.
- [47] K. Kurishima, "An analytic expression of  $f_{MAX}$  for HBT's," *Electron* Devices, IEEE Transactions on, vol. 43, pp. 2074–2079, Dec 1996.
- [48] R. L¨ovblom, R. Fl¨uckiger, M. Alexandrova, O. Ostinelli, and C. Bolognesi, "InP/GaAsSb DHBTs with simultaneous  $f_T/f_{MAX}$  = 428/621 GHz," Electron Device Letters, IEEE, vol. 34, pp. 984–986, Aug 2013.
- [49] E. Tea and F. Aniel, "Minority electron mobilities in GaAs,  $In_{0.53}Ga_{0.47}As$ , and  $GaAs_{0.50}Sb_{0.50}$  calculated within an ensemble Monte Carlo model," Journal of Applied Physics, vol. 109, no. 3, p. 033716, 2011.
- [50] M. Vaidyanathan and D. J. Roulston, "Effective base-collector time constants for calculating the maximum oscillation frequency of bipolar transistors," Solid-State Electronics, vol. 38, no. 2, pp. 509–516, 1995.
- [51] R. Flückiger, R. Lövblom, M. Alexandrova, O. Ostinelli, and C. R. Bolognesi, "Type-II InP/GaAsSb double-heterojunction bipolar transistors with  $f_{\text{MAX}} > 700 \text{ GHz}$ ," *Applied Physics Express*, vol. 7, no. 3, p. 034105, 2014.
- [52] S. Mason, "Power gain in feedback amplifier," Circuit Theory, Transactions of the IRE Professional Group on, vol. CT-1, pp. 20–25, June 1954.
- [53] S. J. Spiegel, D. Ritter, R. A. Hamm, A. Feygenson, and P. R. Smith, "Extraction of the InP/GaInAs heterojunction bipolar transistor small-signal equivalent circuit," Electron Devices, IEEE Transactions on, vol. 42, no. 6, pp. 1059–1064, 1995.
- [54] L. H. Camnitz and N. Moll, "An analysis of the cutoff-frequency behavior of microwave heterostructure bipolar transistors," in Compound Semiconductor Transistors, Physics and Technology, pp. 21–46, IEEE Press, 1993.
- [55] Y. Zeng, Optimizations of epilayer structure design and fabrication process on InP/GaAsSb double heterojunction bipolar transistors. PhD thesis, ETH Zurich, 2011.
- [56] B. P. Johnson and C. I. Huang, "Ohmic contacts to GaAs transferred electron devices," Journal of The Electrochemical Society, vol. 125, no. 3, pp. 473–475, 1978.
- [57] Z. M. Griffith, Ultra High Speed InGaAs/InP DHBT Devices and Circuits. PhD thesis, UNIVERSITY of CALIFORNIA, Santa Barbara, 2014.
- [58] M. Urteaga, Submicron InP-based Heterojunction Bipolar Transistors. PhD thesis, UNIVERSITY of CALIFORNIA, Santa Barbara, 2014.
- [59] D.-H. Ko and R. Sinclair, "Amorphous phase formation in an asdeposited platinum-GaAs interface," Applied Physics Letters, vol. 58, no. 17, pp. 1851–1853, 1991.
- [60] S. Kim, I. Adesida, and H. Hwang, "Measurements of thermally induced nanometer-scale diffusion depth of Pt/Ti/Pt/Au gate metallization on InAlAs/InGaAs high-electron-mobility transistors," *Applied* Physics Letters, vol. 87, no. 23, p. 232102, 2005.
- [61] T. Kikawa, S. Takatani, H. Masuda, and T. Tanoue, "Passivation of InP-based heterostructure bipolar transistors-relation to surface fermi level," in Indium Phosphide and Related Materials, 1998 International Conference on, pp. 76–79, May 1998.
- [62] R. E. Williams and R. G. a. p. t. Williams, Modern GaAs processing methods. Boston : Artech House, [2nd ed.] ed., 1990. Second ed. of Gallium arsenide processing techniques.
- [63] S. Tadayon, G. Metze, A. Cornfeld, K. Pande, H. Huang, and B. Tadayon, "Application of micro-airbridge isolation in high speed HBT fabrication," *Electronics Letters*, vol. 29, pp. 26–, Jan 1993.
- [64] D. Yu, K. Choi, K. Lee, B. Kim, H. Zhu, K. Vargason, J. M. Kuo, P. Pinsukanjana, and Y. C. Kao, "Ultra high-speed 0.25-µm emitter InP-InGaAs SHBTs with  $f_{MAX}$  of 687 GHz," in Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International, pp. 557– 560, 2004.
- [65] P. R. Resnick and W. H. Buck, "Teflon AF–a family of amorphous fluoropolymers with extraordinary properties," in Society of Plastics Engineers 51st Annual Technical Conference, May 1993.
- [66] R. Flückiger, R. Lövblom, O. Ostinelli, H. Benedickter, and C. Bolognesi, "InP/GaAsSb DHBTs fabricated in a low-temperature Teflon planarization process," Electron Device Letters, IEEE, vol. 33, pp. 1135–1137, Aug 2012.
- [67] K. Y. D. Cheng, C. C. Liao, H. Xu, K. Y. N. Cheng, and M. Feng, "Hot electron injection effect on the microwave performance of type-I/II AlInP/GaAsSb/InP double-heterojunction bipolar transistors," Applied Physics Letters, vol. 98, no. 24, p. 242103, 2011.
- [68] Y. Oda, H. Yokoyama, K. Kurishima, T. Kobayashi, N. Watanabe, and M. Uchida, "Improvement of current gain of C-doped GaAsSbbase heterojunction bipolar transistors by using an InAlP emitter," Applied Physics Letters, vol. 87, no. 2, p. 023503, 2005.
- [69] R. Lövblom, R. Flückiger, O. Ostinelli, M. Alexandrova, and C. Bolognesi, "Emitter Size Effect in GaAsSb-based DHBTs with AlInP and GaInP emitters," Electron Device Letters, IEEE, vol. 34, pp. 602–604, May 2013.
- [70] M. Peter, N. Herres, F. Fuchs, K. Winkler, K. H. Bachem, and J. Wagner, "Band gaps and band offsets in strained  $GaAs_{1-y}Sb_y$  on InP

grown by metalorganic chemical vapor deposition," Applied Physics Letters, vol. 74, no. 3, pp. 410–412, 1999.

- [71] A. Bensaada, J. T. Graham, J. L. Brebner, A. Chennouf, R. W. Cochrane, R. Leonelli, and R. A. Masut, "Band alignment in  $Ga_x In_{1-x}P/InP$  heterostructures," *Applied Physics Letters*, vol. 64, no. 3, pp. 273–275, 1994.
- [72] H. Ito, S. Yamahata, and K. Kurishima, "Evaluation of base transit time in ultra-thin carbon-doped base InP/lnGaAs heterojunction bipolar transistors," Electronics Letters, vol. 32, pp. 1413–1415, Jul 1996.
- [73] M. Kahn, S. Blayac, M. Riet, P. Berdaguer, V. Dhalluin, F. Alexandre, and J. Godin, "Measurement of base and collector transit times in thin-base InGaAs/InP HBT," Electron Device Letters, IEEE, vol. 24, pp. 430–432, July 2003.
- [74] H. G. Liu, N. Tao, S. P. Watkins, and C. R. Bolognesi, "Extraction of the average collector velocity in high-speed "type-II" InP-GaAsSb-InP DHBTs," Electron Device Letters, IEEE, vol. 25, no. 12, pp. 769– 771, 2004.
- [75] T. Ishibashi, "Nonequilibrium electron transport in HBTs," Electron Devices, IEEE Transactions on, vol. 48, no. 11, pp. 2595–2605, 2001.
- [76] V. S. Patri and M. J. Kumar, "Profile design considerations for minimizing base transit time in SiGe HBT's," Electron Devices, IEEE Transactions on, vol. 45, no. 8, pp. 1725–1731, 1998.
- [77] M. B. Thomas, W. M. Coderre, and J. C. Woolley, "Energy gap variation in  $GaAs_xSb_{1-x}$  alloys," *Physica Status Solidi (a)*, vol. 2, no. 3, pp. K141–K143, 1970.
- [78] R. E. Nahory, M. A. Pollack, J. C. DeWinter, and K. M. Williams, "Growth and properties of liquid-phase epitaxial  $GaAs_{1-x}Sb_x$ ," Journal of Applied Physics, vol. 48, no. 4, pp. 1607–1614, 1977.
- [79] M. Le Gallo, "Velocity saturation in InP/GaAsSb/InP double heterojunction bipolar transistors," semester thesis, ETH Zurich, 2012.
- [80] J. C. Rode, H.-w. Chiang, P. Choudhary, V. Jain, B. J. Thibeault, W. J. Mitchell, M. J. W. Rodwell, M. Urteaga, D. Loubychev, A. Snyder, Y. Wu, J. M. Fastenau, and Liu, "An InGaAs/InP DHBT with simultaneous  $f_T/f_{MAX} = 404/901$  GHz and 4.3 v breakdown voltage," vol. 3, no. 1, pp. 54–57, 2015.
- [81] D. Cohen Elias, A. Gavrilov, S. Cohen, S. Kraus, A. Sayag, and D. Ritter, "Abrupt delta-doped InP/GaInAs/InP DHBTs with 0.45-  $\mu$ m-wide T-shaped emitter contacts," Electron Device Letters, IEEE, vol. 29, no. 9, pp. 971–973, 2008.

#### List of Acronyms

DC Direct Current

DHBT Double Heterojunction Bipolar Transistor

EBL Electron Beam Lithography

ESE Emitter Size Effect

FIB Focused Ion Beam

GSG Ground-Signal-Ground

HBT Heterojunction Bipolar Transistor

ICP Inductively Coupled Plasma

MOCVD Metalorganic Chemical Vapour Deposition

PECVD Plasma-Enhanced Chemical Vapor Deposition

PMMA Poly-Methyl-Meth-Acrylate

QDHBT Quick Double Heterojunction Bipolar Transistor

RF Radio Frequency

RIE Reactive Ion Etching

SEM Scanning Electron Microscope

SHBT Single Heterojunction Bipolar Transistor

SIMS Secondary Ion Mass Spectrometer

S-parameter Scattering Parameter

SSEC Small-Signal Equivalent Circuit

THz TeraHertz

TLM Transmission Line Measurements

VNA Vector Network Analyzer

## List of Variables







### Curriculum Vitae

Maria Alexandrova

Born on July 18th, 1986 in Kaluga, USSR



#### List of Publications

Journal Articles

M. Alexandrova, R. Flückiger, R. Lövblom, O. Ostinelli, C. R. Bolognesi, "GaAsSb-based DHBTs with a reduced base access distance and  $f_{\rm T}/f_{\rm MAX} = 503/780$  GHz," *Electron Device Letters, IEEE*, vol. 35, no. 5, pp. 602-604, 2014.

R. Flückiger, R. Lövblom, M. Alexandrova, O. Ostinelli, and C. R. Bolognesi, "Type-II InP/GaAsSb DHBTs with  $f_{MAX}$  > 700 GHz," Applied Physics Express, vol. 7, no. 3, p. 034105, 2014.

V. Teppati, S. Tirelli, R. Lövblom, R. Flückiger, M. Alexandrova, and C. R. Bolognesi, "Accuracy of microwave transistor  $f_T$  and  $f_{MAX}$ extractions," Electron Devices, IEEE Transactions on, vol. 61, no. 4, pp. 984-990, 2014.

R. Flückiger, R. Lövblom, M. Alexandrova, O. Ostinelli, and C. R. Bolognesi, "Uniform-base InP/GaInAsSb DHBTs exhibiting  $f_{\text{MAX}}/f_{\text{T}} > 635/420 \text{ GHz}$ ," Electron Device Letters, IEEE, vol. 35, no. 2, pp. 166-168, 2014.

V. Tepatti, H. Benedickter, D. Marti, M. Garelli, S. Tirelli, R. Lövblom, R. Flückiger, M. Alexandrova, O. Ostinelli, and C. R. Bolognesi, "A W-band on-wafer active load-pull system based on down-conversion techniques," Microwave Theory and Techniques, IEEE Transactions on, vol. 62, no. 1, pp. 148-153, 2014.

R. Lövblom, R. Flückiger, O. Ostinelli, M. Alexandrova, and C. R. Bolognesi, "InP/GaAsSb DHBTs with simultaneous  $f_T/f_{\text{MAX}} = 428/621$ GHz," Electron Device Letters, IEEE, vol. 34, no. 8, pp. 984-986, 2013.

R. Lövblom, R. Flückiger, O. Ostinelli, M. Alexandrova, and C. R. Bolognesi, "Emitter size effect in GaAsSb-based DHBTs with AlInP and GaInP emitters," *Electron Device Letters, IEEE*, vol. 34, no. 5, pp. 602-604, 2013.

#### Conference Contributions

R. Lövblom, R. Flückiger, O. Ostinelli, M. Alexandrova, and C. R. Bolognesi, "Base design for high-speed InP/GaAsSb DHBTs," 26th International Conference on Indium Phosphide and Related Materials, May, 2014.

R. Lövblom, R. Flückiger, O. Ostinelli, M. Alexandrova, and C. R. Bolognesi, "Comparison of AlInP and GaInP emitters in GaAsSb-based DHBTs: Emitter-size effects and RF performance," 37th Workshop on Compound Semiconductor Devices and Integrated Circuits held in Europe  $(WOCSDICE)$ , May, 2013.

R. Lövblom, R. Flückiger, O. Ostinelli, M. Alexandrova, and C. R. Bolognesi, "Performance of InP/GaAsSb DHBTs planarized with Teflon AF compared to DHBTs with airbridge interconnects," Compound Semiconductor IC Symposium (CSISC), October, 2012.